INTEGRATED LINEAR RESISTANCE WITH TEMPERATURE COMPENSATION

The invention makes it possible to provide a resistance, the resistivity of which is essentially constant with respect to changes in temperature, providing an effective, simple and compact solution which is fully compatible with CMOS technology. Said integrated linear resistance is fundamentally dis...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: CALVO LOPEZ, BELEN, VALERO BERNAL, MARIA DE RODANAS, MEDRANO MARQUES, NICOLAS J, CELMA PUEYO, SANTIAGO
Format: Patent
Sprache:eng ; spa
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator CALVO LOPEZ, BELEN
VALERO BERNAL, MARIA DE RODANAS
MEDRANO MARQUES, NICOLAS J
CELMA PUEYO, SANTIAGO
description The invention makes it possible to provide a resistance, the resistivity of which is essentially constant with respect to changes in temperature, providing an effective, simple and compact solution which is fully compatible with CMOS technology. Said integrated linear resistance is fundamentally distinguished by comprising an MRC network and a first control circuit which comprises a current mirror formed by two MOS transistors (M31, M41) polarized by an intensity source (IB1) independent of the temperature and comprises a branch with two resistances (RA1, RB1) in series, the terminal of which is connected to a first group of ports (G1) of the MRC network wherein the value of the two resistances (RA1, RB1) is such that the variation of R1 = RA1 + RB1 compensates for the deviations caused by the temperature in RMRC. Resistencia lineal integrada con compensación de temperatura.Permite proporcionar una resistencia cuya resistividad es esencialmente constante ante cambios de temperatura, aportando una solución efectiva, sencilla, compacta y completamente compatible con la tecnología CMOS. Dicha resistencia lineal integrada destaca fundamentalmente por comprender una red MRC; y un primer circuito de control que comprende un espejo de corriente formado por dos transistores MOS (M31, M41) polarizados por una fuente de intensidad (IB1) independiente de la temperatura y que comprende un ramal con dos resistencias (RA1, RB1) en serie cuyo terminal está conectado a un primer grupo de puertas (G1) de la red MRC; y donde el valor de las dos resistencias (RA1, RB1) es tal que la variación de R1 = RA1 + RB1 compensa las desviaciones provocadas por la temperatura en RMRC.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_ES2377375A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>ES2377375A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_ES2377375A13</originalsourceid><addsrcrecordid>eNrjZLDy9AtxdQ9yDHF1UfDx9HN1DFIIcg32DA5x9HN2VQj3DPFQCHH1DXAFqggNclVw9gey_YIdQzz9_XgYWNMSc4pTeaE0N4OCm2uIs4duakF-fGpxQWJyal5qSbxrsJGxubmxuamjoTERSgCU4Ckg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>INTEGRATED LINEAR RESISTANCE WITH TEMPERATURE COMPENSATION</title><source>esp@cenet</source><creator>CALVO LOPEZ, BELEN ; VALERO BERNAL, MARIA DE RODANAS ; MEDRANO MARQUES, NICOLAS J ; CELMA PUEYO, SANTIAGO</creator><creatorcontrib>CALVO LOPEZ, BELEN ; VALERO BERNAL, MARIA DE RODANAS ; MEDRANO MARQUES, NICOLAS J ; CELMA PUEYO, SANTIAGO</creatorcontrib><description>The invention makes it possible to provide a resistance, the resistivity of which is essentially constant with respect to changes in temperature, providing an effective, simple and compact solution which is fully compatible with CMOS technology. Said integrated linear resistance is fundamentally distinguished by comprising an MRC network and a first control circuit which comprises a current mirror formed by two MOS transistors (M31, M41) polarized by an intensity source (IB1) independent of the temperature and comprises a branch with two resistances (RA1, RB1) in series, the terminal of which is connected to a first group of ports (G1) of the MRC network wherein the value of the two resistances (RA1, RB1) is such that the variation of R1 = RA1 + RB1 compensates for the deviations caused by the temperature in RMRC. Resistencia lineal integrada con compensación de temperatura.Permite proporcionar una resistencia cuya resistividad es esencialmente constante ante cambios de temperatura, aportando una solución efectiva, sencilla, compacta y completamente compatible con la tecnología CMOS. Dicha resistencia lineal integrada destaca fundamentalmente por comprender una red MRC; y un primer circuito de control que comprende un espejo de corriente formado por dos transistores MOS (M31, M41) polarizados por una fuente de intensidad (IB1) independiente de la temperatura y que comprende un ramal con dos resistencias (RA1, RB1) en serie cuyo terminal está conectado a un primer grupo de puertas (G1) de la red MRC; y donde el valor de las dos resistencias (RA1, RB1) es tal que la variación de R1 = RA1 + RB1 compensa las desviaciones provocadas por la temperatura en RMRC.</description><language>eng ; spa</language><subject>CONTROLLING ; PHYSICS ; REGULATING ; SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES</subject><creationdate>2012</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20120327&amp;DB=EPODOC&amp;CC=ES&amp;NR=2377375A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20120327&amp;DB=EPODOC&amp;CC=ES&amp;NR=2377375A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CALVO LOPEZ, BELEN</creatorcontrib><creatorcontrib>VALERO BERNAL, MARIA DE RODANAS</creatorcontrib><creatorcontrib>MEDRANO MARQUES, NICOLAS J</creatorcontrib><creatorcontrib>CELMA PUEYO, SANTIAGO</creatorcontrib><title>INTEGRATED LINEAR RESISTANCE WITH TEMPERATURE COMPENSATION</title><description>The invention makes it possible to provide a resistance, the resistivity of which is essentially constant with respect to changes in temperature, providing an effective, simple and compact solution which is fully compatible with CMOS technology. Said integrated linear resistance is fundamentally distinguished by comprising an MRC network and a first control circuit which comprises a current mirror formed by two MOS transistors (M31, M41) polarized by an intensity source (IB1) independent of the temperature and comprises a branch with two resistances (RA1, RB1) in series, the terminal of which is connected to a first group of ports (G1) of the MRC network wherein the value of the two resistances (RA1, RB1) is such that the variation of R1 = RA1 + RB1 compensates for the deviations caused by the temperature in RMRC. Resistencia lineal integrada con compensación de temperatura.Permite proporcionar una resistencia cuya resistividad es esencialmente constante ante cambios de temperatura, aportando una solución efectiva, sencilla, compacta y completamente compatible con la tecnología CMOS. Dicha resistencia lineal integrada destaca fundamentalmente por comprender una red MRC; y un primer circuito de control que comprende un espejo de corriente formado por dos transistores MOS (M31, M41) polarizados por una fuente de intensidad (IB1) independiente de la temperatura y que comprende un ramal con dos resistencias (RA1, RB1) en serie cuyo terminal está conectado a un primer grupo de puertas (G1) de la red MRC; y donde el valor de las dos resistencias (RA1, RB1) es tal que la variación de R1 = RA1 + RB1 compensa las desviaciones provocadas por la temperatura en RMRC.</description><subject>CONTROLLING</subject><subject>PHYSICS</subject><subject>REGULATING</subject><subject>SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2012</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLDy9AtxdQ9yDHF1UfDx9HN1DFIIcg32DA5x9HN2VQj3DPFQCHH1DXAFqggNclVw9gey_YIdQzz9_XgYWNMSc4pTeaE0N4OCm2uIs4duakF-fGpxQWJyal5qSbxrsJGxubmxuamjoTERSgCU4Ckg</recordid><startdate>20120327</startdate><enddate>20120327</enddate><creator>CALVO LOPEZ, BELEN</creator><creator>VALERO BERNAL, MARIA DE RODANAS</creator><creator>MEDRANO MARQUES, NICOLAS J</creator><creator>CELMA PUEYO, SANTIAGO</creator><scope>EVB</scope></search><sort><creationdate>20120327</creationdate><title>INTEGRATED LINEAR RESISTANCE WITH TEMPERATURE COMPENSATION</title><author>CALVO LOPEZ, BELEN ; VALERO BERNAL, MARIA DE RODANAS ; MEDRANO MARQUES, NICOLAS J ; CELMA PUEYO, SANTIAGO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_ES2377375A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; spa</language><creationdate>2012</creationdate><topic>CONTROLLING</topic><topic>PHYSICS</topic><topic>REGULATING</topic><topic>SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES</topic><toplevel>online_resources</toplevel><creatorcontrib>CALVO LOPEZ, BELEN</creatorcontrib><creatorcontrib>VALERO BERNAL, MARIA DE RODANAS</creatorcontrib><creatorcontrib>MEDRANO MARQUES, NICOLAS J</creatorcontrib><creatorcontrib>CELMA PUEYO, SANTIAGO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CALVO LOPEZ, BELEN</au><au>VALERO BERNAL, MARIA DE RODANAS</au><au>MEDRANO MARQUES, NICOLAS J</au><au>CELMA PUEYO, SANTIAGO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>INTEGRATED LINEAR RESISTANCE WITH TEMPERATURE COMPENSATION</title><date>2012-03-27</date><risdate>2012</risdate><abstract>The invention makes it possible to provide a resistance, the resistivity of which is essentially constant with respect to changes in temperature, providing an effective, simple and compact solution which is fully compatible with CMOS technology. Said integrated linear resistance is fundamentally distinguished by comprising an MRC network and a first control circuit which comprises a current mirror formed by two MOS transistors (M31, M41) polarized by an intensity source (IB1) independent of the temperature and comprises a branch with two resistances (RA1, RB1) in series, the terminal of which is connected to a first group of ports (G1) of the MRC network wherein the value of the two resistances (RA1, RB1) is such that the variation of R1 = RA1 + RB1 compensates for the deviations caused by the temperature in RMRC. Resistencia lineal integrada con compensación de temperatura.Permite proporcionar una resistencia cuya resistividad es esencialmente constante ante cambios de temperatura, aportando una solución efectiva, sencilla, compacta y completamente compatible con la tecnología CMOS. Dicha resistencia lineal integrada destaca fundamentalmente por comprender una red MRC; y un primer circuito de control que comprende un espejo de corriente formado por dos transistores MOS (M31, M41) polarizados por una fuente de intensidad (IB1) independiente de la temperatura y que comprende un ramal con dos resistencias (RA1, RB1) en serie cuyo terminal está conectado a un primer grupo de puertas (G1) de la red MRC; y donde el valor de las dos resistencias (RA1, RB1) es tal que la variación de R1 = RA1 + RB1 compensa las desviaciones provocadas por la temperatura en RMRC.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; spa
recordid cdi_epo_espacenet_ES2377375A1
source esp@cenet
subjects CONTROLLING
PHYSICS
REGULATING
SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
title INTEGRATED LINEAR RESISTANCE WITH TEMPERATURE COMPENSATION
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-11T16%3A54%3A36IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CALVO%20LOPEZ,%20BELEN&rft.date=2012-03-27&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EES2377375A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true