METHOD AND APPARATUS FOR PROCESSOR TRACE TRIGGER TRACING
Apparatus and method for a processor trace trigger tracing. A processor, comprising: a plurality of processing cores configurable as a plurality of logical processors; processor trace circuitry to perform trace operations to capture and process information related to program code executed by one or...
Gespeichert in:
| Hauptverfasser: | , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng ; fre ; ger |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Jeyasingh, Stalinselvaraj Strong, Beeman Metzger, Markus Brandt, Jason W Bratanov, Stanislav |
| description | Apparatus and method for a processor trace trigger tracing. A processor, comprising: a plurality of processing cores configurable as a plurality of logical processors; processor trace circuitry to perform trace operations to capture and process information related to program code executed by one or more of the logical processors; a debug unit to perform debug operations and collect debug data related to execution of the program code; a performance monitoring unit (PMU) comprising a plurality of counter registers, the PMU to collect performance data related to execution of the program code; and a plurality of trigger units, each trigger unit associated with a logical processor of the plurality of logical processors and configured to communicate trigger event data to the processor trace circuitry in response to trigger events received from at least one of the debug unit and the PMU in accordance with values of configuration bits in a corresponding trigger unit configuration register. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP4485212A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP4485212A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP4485212A13</originalsourceid><addsrcrecordid>eNrjZLDwdQ3x8HdRcPQD4oAAxyDHkNBgBTf_IIWAIH9n1-BgICskyNHZFUh6uru7Qniefu48DKxpiTnFqbxQmptBwc01xNlDN7UgPz61uCAxOTUvtSTeNcDExMLUyNDI0dCYCCUAFTkoEg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>METHOD AND APPARATUS FOR PROCESSOR TRACE TRIGGER TRACING</title><source>esp@cenet</source><creator>Jeyasingh, Stalinselvaraj ; Strong, Beeman ; Metzger, Markus ; Brandt, Jason W ; Bratanov, Stanislav</creator><creatorcontrib>Jeyasingh, Stalinselvaraj ; Strong, Beeman ; Metzger, Markus ; Brandt, Jason W ; Bratanov, Stanislav</creatorcontrib><description>Apparatus and method for a processor trace trigger tracing. A processor, comprising: a plurality of processing cores configurable as a plurality of logical processors; processor trace circuitry to perform trace operations to capture and process information related to program code executed by one or more of the logical processors; a debug unit to perform debug operations and collect debug data related to execution of the program code; a performance monitoring unit (PMU) comprising a plurality of counter registers, the PMU to collect performance data related to execution of the program code; and a plurality of trigger units, each trigger unit associated with a logical processor of the plurality of logical processors and configured to communicate trigger event data to the processor trace circuitry in response to trigger events received from at least one of the debug unit and the PMU in accordance with values of configuration bits in a corresponding trigger unit configuration register.</description><language>eng ; fre ; ger</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2025</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20250101&DB=EPODOC&CC=EP&NR=4485212A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20250101&DB=EPODOC&CC=EP&NR=4485212A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Jeyasingh, Stalinselvaraj</creatorcontrib><creatorcontrib>Strong, Beeman</creatorcontrib><creatorcontrib>Metzger, Markus</creatorcontrib><creatorcontrib>Brandt, Jason W</creatorcontrib><creatorcontrib>Bratanov, Stanislav</creatorcontrib><title>METHOD AND APPARATUS FOR PROCESSOR TRACE TRIGGER TRACING</title><description>Apparatus and method for a processor trace trigger tracing. A processor, comprising: a plurality of processing cores configurable as a plurality of logical processors; processor trace circuitry to perform trace operations to capture and process information related to program code executed by one or more of the logical processors; a debug unit to perform debug operations and collect debug data related to execution of the program code; a performance monitoring unit (PMU) comprising a plurality of counter registers, the PMU to collect performance data related to execution of the program code; and a plurality of trigger units, each trigger unit associated with a logical processor of the plurality of logical processors and configured to communicate trigger event data to the processor trace circuitry in response to trigger events received from at least one of the debug unit and the PMU in accordance with values of configuration bits in a corresponding trigger unit configuration register.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2025</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLDwdQ3x8HdRcPQD4oAAxyDHkNBgBTf_IIWAIH9n1-BgICskyNHZFUh6uru7Qniefu48DKxpiTnFqbxQmptBwc01xNlDN7UgPz61uCAxOTUvtSTeNcDExMLUyNDI0dCYCCUAFTkoEg</recordid><startdate>20250101</startdate><enddate>20250101</enddate><creator>Jeyasingh, Stalinselvaraj</creator><creator>Strong, Beeman</creator><creator>Metzger, Markus</creator><creator>Brandt, Jason W</creator><creator>Bratanov, Stanislav</creator><scope>EVB</scope></search><sort><creationdate>20250101</creationdate><title>METHOD AND APPARATUS FOR PROCESSOR TRACE TRIGGER TRACING</title><author>Jeyasingh, Stalinselvaraj ; Strong, Beeman ; Metzger, Markus ; Brandt, Jason W ; Bratanov, Stanislav</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP4485212A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2025</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Jeyasingh, Stalinselvaraj</creatorcontrib><creatorcontrib>Strong, Beeman</creatorcontrib><creatorcontrib>Metzger, Markus</creatorcontrib><creatorcontrib>Brandt, Jason W</creatorcontrib><creatorcontrib>Bratanov, Stanislav</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Jeyasingh, Stalinselvaraj</au><au>Strong, Beeman</au><au>Metzger, Markus</au><au>Brandt, Jason W</au><au>Bratanov, Stanislav</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>METHOD AND APPARATUS FOR PROCESSOR TRACE TRIGGER TRACING</title><date>2025-01-01</date><risdate>2025</risdate><abstract>Apparatus and method for a processor trace trigger tracing. A processor, comprising: a plurality of processing cores configurable as a plurality of logical processors; processor trace circuitry to perform trace operations to capture and process information related to program code executed by one or more of the logical processors; a debug unit to perform debug operations and collect debug data related to execution of the program code; a performance monitoring unit (PMU) comprising a plurality of counter registers, the PMU to collect performance data related to execution of the program code; and a plurality of trigger units, each trigger unit associated with a logical processor of the plurality of logical processors and configured to communicate trigger event data to the processor trace circuitry in response to trigger events received from at least one of the debug unit and the PMU in accordance with values of configuration bits in a corresponding trigger unit configuration register.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng ; fre ; ger |
| recordid | cdi_epo_espacenet_EP4485212A1 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | METHOD AND APPARATUS FOR PROCESSOR TRACE TRIGGER TRACING |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-29T13%3A57%3A24IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Jeyasingh,%20Stalinselvaraj&rft.date=2025-01-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP4485212A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |