A SIGE HBT AND METHODS OF MANUFACTURING THE SAME

Disclosed is a SiGe heterojunction bipolar transistor, HBT, and method of manufacturing the same, comprising: an n-doped buried collector (HV); a p-doped epitaxial monocrystalline SiGe base layer, within a layer stack, the layer stack (110) being over and in direct contact with the collector (HV); a...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Donkers, Johannes Josephus Theodorus Marinus, John, Jay Paul, Kirchgessner, James Albert, Sebel, Patrick
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Donkers, Johannes Josephus Theodorus Marinus
John, Jay Paul
Kirchgessner, James Albert
Sebel, Patrick
description Disclosed is a SiGe heterojunction bipolar transistor, HBT, and method of manufacturing the same, comprising: an n-doped buried collector (HV); a p-doped epitaxial monocrystalline SiGe base layer, within a layer stack, the layer stack (110) being over and in direct contact with the collector (HV); an n-doped monocrystalline silicon emitter (142) over a first area of the layer stack (110), the emitter provided with a polycrystalline silicon emitter contact layer (144) thereon; an epitaxial silicon base contact layer (218) over a second area of the layer stack (110); an oxide layer (216) over a third area of the layer stack between the first and second areas, wherein the oxide layer (216) and the n-doped monocrystalline silicon emitter (142) are within a window in the epitaxial silicon base contact layer (218), the window having sidewalls; dielectric spacers (132) on the sidewalls of the window and over the oxide layer (216), and providing electrical isolation between the epitaxial silicon layer (218) and the polycrystalline silicon layer (144); the epitaxial silicon layer (218) extending beneath the dielectric spacers (132) on the sidewalls of the window and extending upward (218d) between the dielectric spacers (132) and a further dielectric layer (120).
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP4428923A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP4428923A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP4428923A13</originalsourceid><addsrcrecordid>eNrjZDBwVAj2dHdV8HAKUXD0c1HwdQ3x8HcJVvB3U_B19At1c3QOCQ3y9HNXCPFwVQh29HXlYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxrgEmJkYWlkbGjobGRCgBAKFFJV0</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>A SIGE HBT AND METHODS OF MANUFACTURING THE SAME</title><source>esp@cenet</source><creator>Donkers, Johannes Josephus Theodorus Marinus ; John, Jay Paul ; Kirchgessner, James Albert ; Sebel, Patrick</creator><creatorcontrib>Donkers, Johannes Josephus Theodorus Marinus ; John, Jay Paul ; Kirchgessner, James Albert ; Sebel, Patrick</creatorcontrib><description>Disclosed is a SiGe heterojunction bipolar transistor, HBT, and method of manufacturing the same, comprising: an n-doped buried collector (HV); a p-doped epitaxial monocrystalline SiGe base layer, within a layer stack, the layer stack (110) being over and in direct contact with the collector (HV); an n-doped monocrystalline silicon emitter (142) over a first area of the layer stack (110), the emitter provided with a polycrystalline silicon emitter contact layer (144) thereon; an epitaxial silicon base contact layer (218) over a second area of the layer stack (110); an oxide layer (216) over a third area of the layer stack between the first and second areas, wherein the oxide layer (216) and the n-doped monocrystalline silicon emitter (142) are within a window in the epitaxial silicon base contact layer (218), the window having sidewalls; dielectric spacers (132) on the sidewalls of the window and over the oxide layer (216), and providing electrical isolation between the epitaxial silicon layer (218) and the polycrystalline silicon layer (144); the epitaxial silicon layer (218) extending beneath the dielectric spacers (132) on the sidewalls of the window and extending upward (218d) between the dielectric spacers (132) and a further dielectric layer (120).</description><language>eng ; fre ; ger</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240911&amp;DB=EPODOC&amp;CC=EP&amp;NR=4428923A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240911&amp;DB=EPODOC&amp;CC=EP&amp;NR=4428923A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Donkers, Johannes Josephus Theodorus Marinus</creatorcontrib><creatorcontrib>John, Jay Paul</creatorcontrib><creatorcontrib>Kirchgessner, James Albert</creatorcontrib><creatorcontrib>Sebel, Patrick</creatorcontrib><title>A SIGE HBT AND METHODS OF MANUFACTURING THE SAME</title><description>Disclosed is a SiGe heterojunction bipolar transistor, HBT, and method of manufacturing the same, comprising: an n-doped buried collector (HV); a p-doped epitaxial monocrystalline SiGe base layer, within a layer stack, the layer stack (110) being over and in direct contact with the collector (HV); an n-doped monocrystalline silicon emitter (142) over a first area of the layer stack (110), the emitter provided with a polycrystalline silicon emitter contact layer (144) thereon; an epitaxial silicon base contact layer (218) over a second area of the layer stack (110); an oxide layer (216) over a third area of the layer stack between the first and second areas, wherein the oxide layer (216) and the n-doped monocrystalline silicon emitter (142) are within a window in the epitaxial silicon base contact layer (218), the window having sidewalls; dielectric spacers (132) on the sidewalls of the window and over the oxide layer (216), and providing electrical isolation between the epitaxial silicon layer (218) and the polycrystalline silicon layer (144); the epitaxial silicon layer (218) extending beneath the dielectric spacers (132) on the sidewalls of the window and extending upward (218d) between the dielectric spacers (132) and a further dielectric layer (120).</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDBwVAj2dHdV8HAKUXD0c1HwdQ3x8HcJVvB3U_B19At1c3QOCQ3y9HNXCPFwVQh29HXlYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxrgEmJkYWlkbGjobGRCgBAKFFJV0</recordid><startdate>20240911</startdate><enddate>20240911</enddate><creator>Donkers, Johannes Josephus Theodorus Marinus</creator><creator>John, Jay Paul</creator><creator>Kirchgessner, James Albert</creator><creator>Sebel, Patrick</creator><scope>EVB</scope></search><sort><creationdate>20240911</creationdate><title>A SIGE HBT AND METHODS OF MANUFACTURING THE SAME</title><author>Donkers, Johannes Josephus Theodorus Marinus ; John, Jay Paul ; Kirchgessner, James Albert ; Sebel, Patrick</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP4428923A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2024</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Donkers, Johannes Josephus Theodorus Marinus</creatorcontrib><creatorcontrib>John, Jay Paul</creatorcontrib><creatorcontrib>Kirchgessner, James Albert</creatorcontrib><creatorcontrib>Sebel, Patrick</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Donkers, Johannes Josephus Theodorus Marinus</au><au>John, Jay Paul</au><au>Kirchgessner, James Albert</au><au>Sebel, Patrick</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>A SIGE HBT AND METHODS OF MANUFACTURING THE SAME</title><date>2024-09-11</date><risdate>2024</risdate><abstract>Disclosed is a SiGe heterojunction bipolar transistor, HBT, and method of manufacturing the same, comprising: an n-doped buried collector (HV); a p-doped epitaxial monocrystalline SiGe base layer, within a layer stack, the layer stack (110) being over and in direct contact with the collector (HV); an n-doped monocrystalline silicon emitter (142) over a first area of the layer stack (110), the emitter provided with a polycrystalline silicon emitter contact layer (144) thereon; an epitaxial silicon base contact layer (218) over a second area of the layer stack (110); an oxide layer (216) over a third area of the layer stack between the first and second areas, wherein the oxide layer (216) and the n-doped monocrystalline silicon emitter (142) are within a window in the epitaxial silicon base contact layer (218), the window having sidewalls; dielectric spacers (132) on the sidewalls of the window and over the oxide layer (216), and providing electrical isolation between the epitaxial silicon layer (218) and the polycrystalline silicon layer (144); the epitaxial silicon layer (218) extending beneath the dielectric spacers (132) on the sidewalls of the window and extending upward (218d) between the dielectric spacers (132) and a further dielectric layer (120).</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre ; ger
recordid cdi_epo_espacenet_EP4428923A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title A SIGE HBT AND METHODS OF MANUFACTURING THE SAME
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-21T13%3A08%3A36IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Donkers,%20Johannes%20Josephus%20Theodorus%20Marinus&rft.date=2024-09-11&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP4428923A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true