SYSTEMS AND METHODS FOR REMOVING UNDESIRED METAL WITHIN VIAS FROM PRINTED CIRCUIT BOARDS
The disclosure provides a multilayer structure for a printed wiring board (PWB). The multilayer structure may include a plurality of insulating layers interleaved with a plurality of conductive layers comprising at least one inner conductive layer. The multilayer structure may also include one or mo...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Patent |
| Sprache: | eng ; fre ; ger |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | KONRAD, John LEHRER, Mace NEELY, Matthew, Douglas |
| description | The disclosure provides a multilayer structure for a printed wiring board (PWB). The multilayer structure may include a plurality of insulating layers interleaved with a plurality of conductive layers comprising at least one inner conductive layer. The multilayer structure may also include one or more stub-less plated through-holes through the plurality of insulating layers and the plurality of conductive layers. The multilayer structure may include at least one secondary material layer formed on the at least one inner conductive layer. The secondary material layer defines a void that creates a discontinuity in the plated through-hole to achieve segmented metallization of the plated through-hole. The disclosure also provides a method of forming the multilayer structure. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP4424117A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP4424117A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP4424117A13</originalsourceid><addsrcrecordid>eNqNyjEKwjAUgOEsDqLe4V3AIRpwjsmreWCS8pK2OpUicRIt1PtjEQ_g9A_fvxSXdE0ZfQIdLHjMLtoEVWRg9LGlcIImWEzE-GV9ho6yowAt6Xnk6KFmCnlmQ2waynCMmm1ai8V9eExl8-tKQIXZuG0ZX32ZxuFWnuXdY63UTkl50HL_x_IBqb8w9g</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SYSTEMS AND METHODS FOR REMOVING UNDESIRED METAL WITHIN VIAS FROM PRINTED CIRCUIT BOARDS</title><source>esp@cenet</source><creator>KONRAD, John ; LEHRER, Mace ; NEELY, Matthew, Douglas</creator><creatorcontrib>KONRAD, John ; LEHRER, Mace ; NEELY, Matthew, Douglas</creatorcontrib><description>The disclosure provides a multilayer structure for a printed wiring board (PWB). The multilayer structure may include a plurality of insulating layers interleaved with a plurality of conductive layers comprising at least one inner conductive layer. The multilayer structure may also include one or more stub-less plated through-holes through the plurality of insulating layers and the plurality of conductive layers. The multilayer structure may include at least one secondary material layer formed on the at least one inner conductive layer. The secondary material layer defines a void that creates a discontinuity in the plated through-hole to achieve segmented metallization of the plated through-hole. The disclosure also provides a method of forming the multilayer structure.</description><language>eng ; fre ; ger</language><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; PRINTED CIRCUITS</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240904&DB=EPODOC&CC=EP&NR=4424117A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240904&DB=EPODOC&CC=EP&NR=4424117A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KONRAD, John</creatorcontrib><creatorcontrib>LEHRER, Mace</creatorcontrib><creatorcontrib>NEELY, Matthew, Douglas</creatorcontrib><title>SYSTEMS AND METHODS FOR REMOVING UNDESIRED METAL WITHIN VIAS FROM PRINTED CIRCUIT BOARDS</title><description>The disclosure provides a multilayer structure for a printed wiring board (PWB). The multilayer structure may include a plurality of insulating layers interleaved with a plurality of conductive layers comprising at least one inner conductive layer. The multilayer structure may also include one or more stub-less plated through-holes through the plurality of insulating layers and the plurality of conductive layers. The multilayer structure may include at least one secondary material layer formed on the at least one inner conductive layer. The secondary material layer defines a void that creates a discontinuity in the plated through-hole to achieve segmented metallization of the plated through-hole. The disclosure also provides a method of forming the multilayer structure.</description><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>PRINTED CIRCUITS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyjEKwjAUgOEsDqLe4V3AIRpwjsmreWCS8pK2OpUicRIt1PtjEQ_g9A_fvxSXdE0ZfQIdLHjMLtoEVWRg9LGlcIImWEzE-GV9ho6yowAt6Xnk6KFmCnlmQ2waynCMmm1ai8V9eExl8-tKQIXZuG0ZX32ZxuFWnuXdY63UTkl50HL_x_IBqb8w9g</recordid><startdate>20240904</startdate><enddate>20240904</enddate><creator>KONRAD, John</creator><creator>LEHRER, Mace</creator><creator>NEELY, Matthew, Douglas</creator><scope>EVB</scope></search><sort><creationdate>20240904</creationdate><title>SYSTEMS AND METHODS FOR REMOVING UNDESIRED METAL WITHIN VIAS FROM PRINTED CIRCUIT BOARDS</title><author>KONRAD, John ; LEHRER, Mace ; NEELY, Matthew, Douglas</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP4424117A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2024</creationdate><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>PRINTED CIRCUITS</topic><toplevel>online_resources</toplevel><creatorcontrib>KONRAD, John</creatorcontrib><creatorcontrib>LEHRER, Mace</creatorcontrib><creatorcontrib>NEELY, Matthew, Douglas</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KONRAD, John</au><au>LEHRER, Mace</au><au>NEELY, Matthew, Douglas</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SYSTEMS AND METHODS FOR REMOVING UNDESIRED METAL WITHIN VIAS FROM PRINTED CIRCUIT BOARDS</title><date>2024-09-04</date><risdate>2024</risdate><abstract>The disclosure provides a multilayer structure for a printed wiring board (PWB). The multilayer structure may include a plurality of insulating layers interleaved with a plurality of conductive layers comprising at least one inner conductive layer. The multilayer structure may also include one or more stub-less plated through-holes through the plurality of insulating layers and the plurality of conductive layers. The multilayer structure may include at least one secondary material layer formed on the at least one inner conductive layer. The secondary material layer defines a void that creates a discontinuity in the plated through-hole to achieve segmented metallization of the plated through-hole. The disclosure also provides a method of forming the multilayer structure.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng ; fre ; ger |
| recordid | cdi_epo_espacenet_EP4424117A1 |
| source | esp@cenet |
| subjects | CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ELECTRICITY MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS PRINTED CIRCUITS |
| title | SYSTEMS AND METHODS FOR REMOVING UNDESIRED METAL WITHIN VIAS FROM PRINTED CIRCUIT BOARDS |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-28T08%3A51%3A26IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KONRAD,%20John&rft.date=2024-09-04&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP4424117A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |