SYSTEMS, METHODS, AND APPARATUSES FOR HETEROGENEOUS COMPUTING
The present disclosure provides a processor including a processor core. The processor core includes: a decoder to decode at least one instruction native to the processor core; one or more execution units to execute at least one decoded instruction, the at least one decoded instruction corresponding...
Gespeichert in:
Hauptverfasser: | , , , , , , , , , , , , , , , , , , , , , , , , , , , |
---|---|
Format: | Patent |
Sprache: | eng ; fre ; ger |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | CHARNEY, Mark J NUZMAN, Joseph VALENTINE, Robert VAN DOREN, Stephen R MOSUR, Lokpraveen B MISHRA, Asit K SANKARAN, Rajesh M O'HANLON, Michael A CORBAL, Jesus MCDONNELL, Niall D RANGANATHAN, Narayan MANLEY, Dwight P MARR, Deborah T NURVITADHI, Eriko VENKATESH, Ganesh GROCHOWSKI, Edward T GLOSSOP, Kent D SHEFFIELD, David B NEIGER, Gilbert CAPRIOLI, Paul GRECO, Richard J PEARCE, Jonathan D CARTER, Nicholas P FLETCHER, Thomas D YAMADA, Koichi BRADFORD, Dennis R COOK, Jeffrey J DRYSDALE, Tracy Garrett |
description | The present disclosure provides a processor including a processor core. The processor core includes: a decoder to decode at least one instruction native to the processor core; one or more execution units to execute at least one decoded instruction, the at least one decoded instruction corresponding to an acceleration begin instruction, the acceleration begin instruction to indicate a start of a region of code to be offloaded to an accelerator. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP4398113A3</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP4398113A3</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP4398113A33</originalsourceid><addsrcrecordid>eNrjZLANjgwOcfUN1lHwdQ3x8HcBMhz9XBQcAwIcgxxDQoNdgxXc_IMUPFxDXIP83V39XP1DgxWc_X0DQkM8_dx5GFjTEnOKU3mhNDeDgptriLOHbmpBfnxqcUFicmpeakm8a4CJsaWFoaGxo7ExEUoA_GspxA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SYSTEMS, METHODS, AND APPARATUSES FOR HETEROGENEOUS COMPUTING</title><source>esp@cenet</source><creator>CHARNEY, Mark J ; NUZMAN, Joseph ; VALENTINE, Robert ; VAN DOREN, Stephen R ; MOSUR, Lokpraveen B ; MISHRA, Asit K ; SANKARAN, Rajesh M ; O'HANLON, Michael A ; CORBAL, Jesus ; MCDONNELL, Niall D ; RANGANATHAN, Narayan ; MANLEY, Dwight P ; MARR, Deborah T ; NURVITADHI, Eriko ; VENKATESH, Ganesh ; GROCHOWSKI, Edward T ; GLOSSOP, Kent D ; SHEFFIELD, David B ; NEIGER, Gilbert ; CAPRIOLI, Paul ; GRECO, Richard J ; PEARCE, Jonathan D ; CARTER, Nicholas P ; FLETCHER, Thomas D ; YAMADA, Koichi ; BRADFORD, Dennis R ; COOK, Jeffrey J ; DRYSDALE, Tracy Garrett</creator><creatorcontrib>CHARNEY, Mark J ; NUZMAN, Joseph ; VALENTINE, Robert ; VAN DOREN, Stephen R ; MOSUR, Lokpraveen B ; MISHRA, Asit K ; SANKARAN, Rajesh M ; O'HANLON, Michael A ; CORBAL, Jesus ; MCDONNELL, Niall D ; RANGANATHAN, Narayan ; MANLEY, Dwight P ; MARR, Deborah T ; NURVITADHI, Eriko ; VENKATESH, Ganesh ; GROCHOWSKI, Edward T ; GLOSSOP, Kent D ; SHEFFIELD, David B ; NEIGER, Gilbert ; CAPRIOLI, Paul ; GRECO, Richard J ; PEARCE, Jonathan D ; CARTER, Nicholas P ; FLETCHER, Thomas D ; YAMADA, Koichi ; BRADFORD, Dennis R ; COOK, Jeffrey J ; DRYSDALE, Tracy Garrett</creatorcontrib><description>The present disclosure provides a processor including a processor core. The processor core includes: a decoder to decode at least one instruction native to the processor core; one or more execution units to execute at least one decoded instruction, the at least one decoded instruction corresponding to an acceleration begin instruction, the acceleration begin instruction to indicate a start of a region of code to be offloaded to an accelerator.</description><language>eng ; fre ; ger</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20241106&DB=EPODOC&CC=EP&NR=4398113A3$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,309,781,886,25566,76549</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20241106&DB=EPODOC&CC=EP&NR=4398113A3$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CHARNEY, Mark J</creatorcontrib><creatorcontrib>NUZMAN, Joseph</creatorcontrib><creatorcontrib>VALENTINE, Robert</creatorcontrib><creatorcontrib>VAN DOREN, Stephen R</creatorcontrib><creatorcontrib>MOSUR, Lokpraveen B</creatorcontrib><creatorcontrib>MISHRA, Asit K</creatorcontrib><creatorcontrib>SANKARAN, Rajesh M</creatorcontrib><creatorcontrib>O'HANLON, Michael A</creatorcontrib><creatorcontrib>CORBAL, Jesus</creatorcontrib><creatorcontrib>MCDONNELL, Niall D</creatorcontrib><creatorcontrib>RANGANATHAN, Narayan</creatorcontrib><creatorcontrib>MANLEY, Dwight P</creatorcontrib><creatorcontrib>MARR, Deborah T</creatorcontrib><creatorcontrib>NURVITADHI, Eriko</creatorcontrib><creatorcontrib>VENKATESH, Ganesh</creatorcontrib><creatorcontrib>GROCHOWSKI, Edward T</creatorcontrib><creatorcontrib>GLOSSOP, Kent D</creatorcontrib><creatorcontrib>SHEFFIELD, David B</creatorcontrib><creatorcontrib>NEIGER, Gilbert</creatorcontrib><creatorcontrib>CAPRIOLI, Paul</creatorcontrib><creatorcontrib>GRECO, Richard J</creatorcontrib><creatorcontrib>PEARCE, Jonathan D</creatorcontrib><creatorcontrib>CARTER, Nicholas P</creatorcontrib><creatorcontrib>FLETCHER, Thomas D</creatorcontrib><creatorcontrib>YAMADA, Koichi</creatorcontrib><creatorcontrib>BRADFORD, Dennis R</creatorcontrib><creatorcontrib>COOK, Jeffrey J</creatorcontrib><creatorcontrib>DRYSDALE, Tracy Garrett</creatorcontrib><title>SYSTEMS, METHODS, AND APPARATUSES FOR HETEROGENEOUS COMPUTING</title><description>The present disclosure provides a processor including a processor core. The processor core includes: a decoder to decode at least one instruction native to the processor core; one or more execution units to execute at least one decoded instruction, the at least one decoded instruction corresponding to an acceleration begin instruction, the acceleration begin instruction to indicate a start of a region of code to be offloaded to an accelerator.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLANjgwOcfUN1lHwdQ3x8HcBMhz9XBQcAwIcgxxDQoNdgxXc_IMUPFxDXIP83V39XP1DgxWc_X0DQkM8_dx5GFjTEnOKU3mhNDeDgptriLOHbmpBfnxqcUFicmpeakm8a4CJsaWFoaGxo7ExEUoA_GspxA</recordid><startdate>20241106</startdate><enddate>20241106</enddate><creator>CHARNEY, Mark J</creator><creator>NUZMAN, Joseph</creator><creator>VALENTINE, Robert</creator><creator>VAN DOREN, Stephen R</creator><creator>MOSUR, Lokpraveen B</creator><creator>MISHRA, Asit K</creator><creator>SANKARAN, Rajesh M</creator><creator>O'HANLON, Michael A</creator><creator>CORBAL, Jesus</creator><creator>MCDONNELL, Niall D</creator><creator>RANGANATHAN, Narayan</creator><creator>MANLEY, Dwight P</creator><creator>MARR, Deborah T</creator><creator>NURVITADHI, Eriko</creator><creator>VENKATESH, Ganesh</creator><creator>GROCHOWSKI, Edward T</creator><creator>GLOSSOP, Kent D</creator><creator>SHEFFIELD, David B</creator><creator>NEIGER, Gilbert</creator><creator>CAPRIOLI, Paul</creator><creator>GRECO, Richard J</creator><creator>PEARCE, Jonathan D</creator><creator>CARTER, Nicholas P</creator><creator>FLETCHER, Thomas D</creator><creator>YAMADA, Koichi</creator><creator>BRADFORD, Dennis R</creator><creator>COOK, Jeffrey J</creator><creator>DRYSDALE, Tracy Garrett</creator><scope>EVB</scope></search><sort><creationdate>20241106</creationdate><title>SYSTEMS, METHODS, AND APPARATUSES FOR HETEROGENEOUS COMPUTING</title><author>CHARNEY, Mark J ; NUZMAN, Joseph ; VALENTINE, Robert ; VAN DOREN, Stephen R ; MOSUR, Lokpraveen B ; MISHRA, Asit K ; SANKARAN, Rajesh M ; O'HANLON, Michael A ; CORBAL, Jesus ; MCDONNELL, Niall D ; RANGANATHAN, Narayan ; MANLEY, Dwight P ; MARR, Deborah T ; NURVITADHI, Eriko ; VENKATESH, Ganesh ; GROCHOWSKI, Edward T ; GLOSSOP, Kent D ; SHEFFIELD, David B ; NEIGER, Gilbert ; CAPRIOLI, Paul ; GRECO, Richard J ; PEARCE, Jonathan D ; CARTER, Nicholas P ; FLETCHER, Thomas D ; YAMADA, Koichi ; BRADFORD, Dennis R ; COOK, Jeffrey J ; DRYSDALE, Tracy Garrett</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP4398113A33</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2024</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>CHARNEY, Mark J</creatorcontrib><creatorcontrib>NUZMAN, Joseph</creatorcontrib><creatorcontrib>VALENTINE, Robert</creatorcontrib><creatorcontrib>VAN DOREN, Stephen R</creatorcontrib><creatorcontrib>MOSUR, Lokpraveen B</creatorcontrib><creatorcontrib>MISHRA, Asit K</creatorcontrib><creatorcontrib>SANKARAN, Rajesh M</creatorcontrib><creatorcontrib>O'HANLON, Michael A</creatorcontrib><creatorcontrib>CORBAL, Jesus</creatorcontrib><creatorcontrib>MCDONNELL, Niall D</creatorcontrib><creatorcontrib>RANGANATHAN, Narayan</creatorcontrib><creatorcontrib>MANLEY, Dwight P</creatorcontrib><creatorcontrib>MARR, Deborah T</creatorcontrib><creatorcontrib>NURVITADHI, Eriko</creatorcontrib><creatorcontrib>VENKATESH, Ganesh</creatorcontrib><creatorcontrib>GROCHOWSKI, Edward T</creatorcontrib><creatorcontrib>GLOSSOP, Kent D</creatorcontrib><creatorcontrib>SHEFFIELD, David B</creatorcontrib><creatorcontrib>NEIGER, Gilbert</creatorcontrib><creatorcontrib>CAPRIOLI, Paul</creatorcontrib><creatorcontrib>GRECO, Richard J</creatorcontrib><creatorcontrib>PEARCE, Jonathan D</creatorcontrib><creatorcontrib>CARTER, Nicholas P</creatorcontrib><creatorcontrib>FLETCHER, Thomas D</creatorcontrib><creatorcontrib>YAMADA, Koichi</creatorcontrib><creatorcontrib>BRADFORD, Dennis R</creatorcontrib><creatorcontrib>COOK, Jeffrey J</creatorcontrib><creatorcontrib>DRYSDALE, Tracy Garrett</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CHARNEY, Mark J</au><au>NUZMAN, Joseph</au><au>VALENTINE, Robert</au><au>VAN DOREN, Stephen R</au><au>MOSUR, Lokpraveen B</au><au>MISHRA, Asit K</au><au>SANKARAN, Rajesh M</au><au>O'HANLON, Michael A</au><au>CORBAL, Jesus</au><au>MCDONNELL, Niall D</au><au>RANGANATHAN, Narayan</au><au>MANLEY, Dwight P</au><au>MARR, Deborah T</au><au>NURVITADHI, Eriko</au><au>VENKATESH, Ganesh</au><au>GROCHOWSKI, Edward T</au><au>GLOSSOP, Kent D</au><au>SHEFFIELD, David B</au><au>NEIGER, Gilbert</au><au>CAPRIOLI, Paul</au><au>GRECO, Richard J</au><au>PEARCE, Jonathan D</au><au>CARTER, Nicholas P</au><au>FLETCHER, Thomas D</au><au>YAMADA, Koichi</au><au>BRADFORD, Dennis R</au><au>COOK, Jeffrey J</au><au>DRYSDALE, Tracy Garrett</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SYSTEMS, METHODS, AND APPARATUSES FOR HETEROGENEOUS COMPUTING</title><date>2024-11-06</date><risdate>2024</risdate><abstract>The present disclosure provides a processor including a processor core. The processor core includes: a decoder to decode at least one instruction native to the processor core; one or more execution units to execute at least one decoded instruction, the at least one decoded instruction corresponding to an acceleration begin instruction, the acceleration begin instruction to indicate a start of a region of code to be offloaded to an accelerator.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng ; fre ; ger |
recordid | cdi_epo_espacenet_EP4398113A3 |
source | esp@cenet |
subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
title | SYSTEMS, METHODS, AND APPARATUSES FOR HETEROGENEOUS COMPUTING |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-18T08%3A16%3A34IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CHARNEY,%20Mark%20J&rft.date=2024-11-06&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP4398113A3%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |