SEMICONDUCTOR DEVICE AND METHOD OF FORMING THEREOF
Provided is a device comprising a semiconductor device on a substrate, the semiconductor device having at least two sides and including a bottom dielectric isolation; a channel structure and a gate at least partially surrounding the channel structure; a plurality of source/drain structures on opposi...
Gespeichert in:
Hauptverfasser: | , , , |
---|---|
Format: | Patent |
Sprache: | eng ; fre ; ger |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | SEO, Kang-ill BAEK, Jaejik LEE, Jongjin JUNG, Myunghoon |
description | Provided is a device comprising a semiconductor device on a substrate, the semiconductor device having at least two sides and including a bottom dielectric isolation; a channel structure and a gate at least partially surrounding the channel structure; a plurality of source/drain structures on opposing sides of the channel structure; and one or more metal signal routing layers disposed on an opposite side of the semiconductor device than the substrate, wherein the substrate is on a first side of the semiconductor device and includes: a backside power rail, BPR; a backside contact structure, the backside contact structure vertically between the backside power rail and a first source/drain structure, wherein the backside contact structure comprises a first portion contacting the first source/drain structure, having a positive slope, wherein the backside contact structure further comprises a second portion adjacent to the first portion having no slope, extending from the first portion to a distance further distal from the first source/drain structure. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP4394856A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP4394856A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP4394856A13</originalsourceid><addsrcrecordid>eNrjZDAKdvX1dPb3cwl1DvEPUnBxDfN0dlVw9HNR8HUN8fB3UfB3U3DzD_L19HNXCPFwDXL1d-NhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfGuASbGliYWpmaOhsZEKAEAJoQmZg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR DEVICE AND METHOD OF FORMING THEREOF</title><source>esp@cenet</source><creator>SEO, Kang-ill ; BAEK, Jaejik ; LEE, Jongjin ; JUNG, Myunghoon</creator><creatorcontrib>SEO, Kang-ill ; BAEK, Jaejik ; LEE, Jongjin ; JUNG, Myunghoon</creatorcontrib><description>Provided is a device comprising a semiconductor device on a substrate, the semiconductor device having at least two sides and including a bottom dielectric isolation; a channel structure and a gate at least partially surrounding the channel structure; a plurality of source/drain structures on opposing sides of the channel structure; and one or more metal signal routing layers disposed on an opposite side of the semiconductor device than the substrate, wherein the substrate is on a first side of the semiconductor device and includes: a backside power rail, BPR; a backside contact structure, the backside contact structure vertically between the backside power rail and a first source/drain structure, wherein the backside contact structure comprises a first portion contacting the first source/drain structure, having a positive slope, wherein the backside contact structure further comprises a second portion adjacent to the first portion having no slope, extending from the first portion to a distance further distal from the first source/drain structure.</description><language>eng ; fre ; ger</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240703&DB=EPODOC&CC=EP&NR=4394856A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240703&DB=EPODOC&CC=EP&NR=4394856A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SEO, Kang-ill</creatorcontrib><creatorcontrib>BAEK, Jaejik</creatorcontrib><creatorcontrib>LEE, Jongjin</creatorcontrib><creatorcontrib>JUNG, Myunghoon</creatorcontrib><title>SEMICONDUCTOR DEVICE AND METHOD OF FORMING THEREOF</title><description>Provided is a device comprising a semiconductor device on a substrate, the semiconductor device having at least two sides and including a bottom dielectric isolation; a channel structure and a gate at least partially surrounding the channel structure; a plurality of source/drain structures on opposing sides of the channel structure; and one or more metal signal routing layers disposed on an opposite side of the semiconductor device than the substrate, wherein the substrate is on a first side of the semiconductor device and includes: a backside power rail, BPR; a backside contact structure, the backside contact structure vertically between the backside power rail and a first source/drain structure, wherein the backside contact structure comprises a first portion contacting the first source/drain structure, having a positive slope, wherein the backside contact structure further comprises a second portion adjacent to the first portion having no slope, extending from the first portion to a distance further distal from the first source/drain structure.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDAKdvX1dPb3cwl1DvEPUnBxDfN0dlVw9HNR8HUN8fB3UfB3U3DzD_L19HNXCPFwDXL1d-NhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfGuASbGliYWpmaOhsZEKAEAJoQmZg</recordid><startdate>20240703</startdate><enddate>20240703</enddate><creator>SEO, Kang-ill</creator><creator>BAEK, Jaejik</creator><creator>LEE, Jongjin</creator><creator>JUNG, Myunghoon</creator><scope>EVB</scope></search><sort><creationdate>20240703</creationdate><title>SEMICONDUCTOR DEVICE AND METHOD OF FORMING THEREOF</title><author>SEO, Kang-ill ; BAEK, Jaejik ; LEE, Jongjin ; JUNG, Myunghoon</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP4394856A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2024</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>SEO, Kang-ill</creatorcontrib><creatorcontrib>BAEK, Jaejik</creatorcontrib><creatorcontrib>LEE, Jongjin</creatorcontrib><creatorcontrib>JUNG, Myunghoon</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SEO, Kang-ill</au><au>BAEK, Jaejik</au><au>LEE, Jongjin</au><au>JUNG, Myunghoon</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR DEVICE AND METHOD OF FORMING THEREOF</title><date>2024-07-03</date><risdate>2024</risdate><abstract>Provided is a device comprising a semiconductor device on a substrate, the semiconductor device having at least two sides and including a bottom dielectric isolation; a channel structure and a gate at least partially surrounding the channel structure; a plurality of source/drain structures on opposing sides of the channel structure; and one or more metal signal routing layers disposed on an opposite side of the semiconductor device than the substrate, wherein the substrate is on a first side of the semiconductor device and includes: a backside power rail, BPR; a backside contact structure, the backside contact structure vertically between the backside power rail and a first source/drain structure, wherein the backside contact structure comprises a first portion contacting the first source/drain structure, having a positive slope, wherein the backside contact structure further comprises a second portion adjacent to the first portion having no slope, extending from the first portion to a distance further distal from the first source/drain structure.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng ; fre ; ger |
recordid | cdi_epo_espacenet_EP4394856A1 |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | SEMICONDUCTOR DEVICE AND METHOD OF FORMING THEREOF |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-12T11%3A44%3A18IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SEO,%20Kang-ill&rft.date=2024-07-03&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP4394856A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |