LOW LATENCY FINE GRAIN SYSTEM-ON-CHIP THROTTLING APPARATUS AND METHOD ON USB TYPE-C PORT
A software and hardware architecture framework utilize the specifications of Universal Serial Bus (USB) Type-C and Power Deliver (PD) to provide fine grain throttling of a processor (e.g., system-on-chip (SoC)). Based on an external charger connection or disconnection, a low latency fine grain power...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Patent |
Sprache: | eng ; fre ; ger |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | RAJARAMAN, Kannappan NATARAJAN, Udaya Shankar |
description | A software and hardware architecture framework utilize the specifications of Universal Serial Bus (USB) Type-C and Power Deliver (PD) to provide fine grain throttling of a processor (e.g., system-on-chip (SoC)). Based on an external charger connection or disconnection, a low latency fine grain power budget loss or gain indication to the processor is delivered. The mechanism of various embodiments is also applicable to connection or disconnection of VBUS powered peripheral devices to the system. The net power loss or gain available to the SoC and System is proportionally used to scale the processor throttling. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP4310633A2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP4310633A2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP4310633A23</originalsourceid><addsrcrecordid>eNqNyrEKwjAQANAuDqL-w_1AQI24n-m1CbSXkFzRTKVInEQL9f9x8QOc3vLW1a3zV-hQiE2GxjFBG9ExpJyEeuVZGesCiI1epHPcAoaAEWVIgFxDT2J9DZ5hSBeQHEgZCD7Ktlo9pudSdj83FTQkxqoyv8eyzNO9vMpnpHDSh_1ZazzqP8oXi2gwuA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>LOW LATENCY FINE GRAIN SYSTEM-ON-CHIP THROTTLING APPARATUS AND METHOD ON USB TYPE-C PORT</title><source>esp@cenet</source><creator>RAJARAMAN, Kannappan ; NATARAJAN, Udaya Shankar</creator><creatorcontrib>RAJARAMAN, Kannappan ; NATARAJAN, Udaya Shankar</creatorcontrib><description>A software and hardware architecture framework utilize the specifications of Universal Serial Bus (USB) Type-C and Power Deliver (PD) to provide fine grain throttling of a processor (e.g., system-on-chip (SoC)). Based on an external charger connection or disconnection, a low latency fine grain power budget loss or gain indication to the processor is delivered. The mechanism of various embodiments is also applicable to connection or disconnection of VBUS powered peripheral devices to the system. The net power loss or gain available to the SoC and System is proportionally used to scale the processor throttling.</description><language>eng ; fre ; ger</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240124&DB=EPODOC&CC=EP&NR=4310633A2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76516</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240124&DB=EPODOC&CC=EP&NR=4310633A2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>RAJARAMAN, Kannappan</creatorcontrib><creatorcontrib>NATARAJAN, Udaya Shankar</creatorcontrib><title>LOW LATENCY FINE GRAIN SYSTEM-ON-CHIP THROTTLING APPARATUS AND METHOD ON USB TYPE-C PORT</title><description>A software and hardware architecture framework utilize the specifications of Universal Serial Bus (USB) Type-C and Power Deliver (PD) to provide fine grain throttling of a processor (e.g., system-on-chip (SoC)). Based on an external charger connection or disconnection, a low latency fine grain power budget loss or gain indication to the processor is delivered. The mechanism of various embodiments is also applicable to connection or disconnection of VBUS powered peripheral devices to the system. The net power loss or gain available to the SoC and System is proportionally used to scale the processor throttling.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyrEKwjAQANAuDqL-w_1AQI24n-m1CbSXkFzRTKVInEQL9f9x8QOc3vLW1a3zV-hQiE2GxjFBG9ExpJyEeuVZGesCiI1epHPcAoaAEWVIgFxDT2J9DZ5hSBeQHEgZCD7Ktlo9pudSdj83FTQkxqoyv8eyzNO9vMpnpHDSh_1ZazzqP8oXi2gwuA</recordid><startdate>20240124</startdate><enddate>20240124</enddate><creator>RAJARAMAN, Kannappan</creator><creator>NATARAJAN, Udaya Shankar</creator><scope>EVB</scope></search><sort><creationdate>20240124</creationdate><title>LOW LATENCY FINE GRAIN SYSTEM-ON-CHIP THROTTLING APPARATUS AND METHOD ON USB TYPE-C PORT</title><author>RAJARAMAN, Kannappan ; NATARAJAN, Udaya Shankar</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP4310633A23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2024</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>RAJARAMAN, Kannappan</creatorcontrib><creatorcontrib>NATARAJAN, Udaya Shankar</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>RAJARAMAN, Kannappan</au><au>NATARAJAN, Udaya Shankar</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>LOW LATENCY FINE GRAIN SYSTEM-ON-CHIP THROTTLING APPARATUS AND METHOD ON USB TYPE-C PORT</title><date>2024-01-24</date><risdate>2024</risdate><abstract>A software and hardware architecture framework utilize the specifications of Universal Serial Bus (USB) Type-C and Power Deliver (PD) to provide fine grain throttling of a processor (e.g., system-on-chip (SoC)). Based on an external charger connection or disconnection, a low latency fine grain power budget loss or gain indication to the processor is delivered. The mechanism of various embodiments is also applicable to connection or disconnection of VBUS powered peripheral devices to the system. The net power loss or gain available to the SoC and System is proportionally used to scale the processor throttling.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng ; fre ; ger |
recordid | cdi_epo_espacenet_EP4310633A2 |
source | esp@cenet |
subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
title | LOW LATENCY FINE GRAIN SYSTEM-ON-CHIP THROTTLING APPARATUS AND METHOD ON USB TYPE-C PORT |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-15T01%3A08%3A44IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=RAJARAMAN,%20Kannappan&rft.date=2024-01-24&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP4310633A2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |