CHANNEL LESS FLOOR-PLANNING IN INTEGRATED CIRCUITS

Various embodiments may include integrated circuits (ICs) and methods for designing an integrated circuit (IC), such as a system-on-chip (SOC). Embodiments include methods for planning and producing ICs without communication channels, also referred to as channel-less ICs. Embodiments may include ove...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KRISHNAPPA, Madan, SANAKA, Venugopal, LAKSHMIPATHI, Vinod Kumar, SURIAMOORTHY, Babu, PATIBANDA, Pavan Kumar
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator KRISHNAPPA, Madan
SANAKA, Venugopal
LAKSHMIPATHI, Vinod Kumar
SURIAMOORTHY, Babu
PATIBANDA, Pavan Kumar
description Various embodiments may include integrated circuits (ICs) and methods for designing an integrated circuit (IC), such as a system-on-chip (SOC). Embodiments include methods for planning and producing ICs without communication channels, also referred to as channel-less ICs. Embodiments may include overlay hard macros that support routing and communication design without dedicated communication channels being needed between functional hard macros, such as cores of a SOC. Various embodiments may include an IC in which one or more interconnect hard macros and wires connecting a first functional hard macro, a second functional hard macro and the one or more interconnect hard macros are located within a third functional hard macro. In some embodiments, no communication channel may be present between the first functional hard macro, the second functional hard macro, and the third functional hard macro.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP4232936A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP4232936A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP4232936A13</originalsourceid><addsrcrecordid>eNrjZDBy9nD083P1UfBxDQ5WcPPx9w_SDfABCnn6uSt4-gFRiKt7kGOIq4uCs2eQc6hnSDAPA2taYk5xKi-U5mZQcHMNcfbQTS3Ij08tLkhMTs1LLYl3DTAxMjayNDZzNDQmQgkALUImdQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>CHANNEL LESS FLOOR-PLANNING IN INTEGRATED CIRCUITS</title><source>esp@cenet</source><creator>KRISHNAPPA, Madan ; SANAKA, Venugopal ; LAKSHMIPATHI, Vinod Kumar ; SURIAMOORTHY, Babu ; PATIBANDA, Pavan Kumar</creator><creatorcontrib>KRISHNAPPA, Madan ; SANAKA, Venugopal ; LAKSHMIPATHI, Vinod Kumar ; SURIAMOORTHY, Babu ; PATIBANDA, Pavan Kumar</creatorcontrib><description>Various embodiments may include integrated circuits (ICs) and methods for designing an integrated circuit (IC), such as a system-on-chip (SOC). Embodiments include methods for planning and producing ICs without communication channels, also referred to as channel-less ICs. Embodiments may include overlay hard macros that support routing and communication design without dedicated communication channels being needed between functional hard macros, such as cores of a SOC. Various embodiments may include an IC in which one or more interconnect hard macros and wires connecting a first functional hard macro, a second functional hard macro and the one or more interconnect hard macros are located within a third functional hard macro. In some embodiments, no communication channel may be present between the first functional hard macro, the second functional hard macro, and the third functional hard macro.</description><language>eng ; fre ; ger</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230830&amp;DB=EPODOC&amp;CC=EP&amp;NR=4232936A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,309,781,886,25569,76552</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230830&amp;DB=EPODOC&amp;CC=EP&amp;NR=4232936A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KRISHNAPPA, Madan</creatorcontrib><creatorcontrib>SANAKA, Venugopal</creatorcontrib><creatorcontrib>LAKSHMIPATHI, Vinod Kumar</creatorcontrib><creatorcontrib>SURIAMOORTHY, Babu</creatorcontrib><creatorcontrib>PATIBANDA, Pavan Kumar</creatorcontrib><title>CHANNEL LESS FLOOR-PLANNING IN INTEGRATED CIRCUITS</title><description>Various embodiments may include integrated circuits (ICs) and methods for designing an integrated circuit (IC), such as a system-on-chip (SOC). Embodiments include methods for planning and producing ICs without communication channels, also referred to as channel-less ICs. Embodiments may include overlay hard macros that support routing and communication design without dedicated communication channels being needed between functional hard macros, such as cores of a SOC. Various embodiments may include an IC in which one or more interconnect hard macros and wires connecting a first functional hard macro, a second functional hard macro and the one or more interconnect hard macros are located within a third functional hard macro. In some embodiments, no communication channel may be present between the first functional hard macro, the second functional hard macro, and the third functional hard macro.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDBy9nD083P1UfBxDQ5WcPPx9w_SDfABCnn6uSt4-gFRiKt7kGOIq4uCs2eQc6hnSDAPA2taYk5xKi-U5mZQcHMNcfbQTS3Ij08tLkhMTs1LLYl3DTAxMjayNDZzNDQmQgkALUImdQ</recordid><startdate>20230830</startdate><enddate>20230830</enddate><creator>KRISHNAPPA, Madan</creator><creator>SANAKA, Venugopal</creator><creator>LAKSHMIPATHI, Vinod Kumar</creator><creator>SURIAMOORTHY, Babu</creator><creator>PATIBANDA, Pavan Kumar</creator><scope>EVB</scope></search><sort><creationdate>20230830</creationdate><title>CHANNEL LESS FLOOR-PLANNING IN INTEGRATED CIRCUITS</title><author>KRISHNAPPA, Madan ; SANAKA, Venugopal ; LAKSHMIPATHI, Vinod Kumar ; SURIAMOORTHY, Babu ; PATIBANDA, Pavan Kumar</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP4232936A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2023</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>KRISHNAPPA, Madan</creatorcontrib><creatorcontrib>SANAKA, Venugopal</creatorcontrib><creatorcontrib>LAKSHMIPATHI, Vinod Kumar</creatorcontrib><creatorcontrib>SURIAMOORTHY, Babu</creatorcontrib><creatorcontrib>PATIBANDA, Pavan Kumar</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KRISHNAPPA, Madan</au><au>SANAKA, Venugopal</au><au>LAKSHMIPATHI, Vinod Kumar</au><au>SURIAMOORTHY, Babu</au><au>PATIBANDA, Pavan Kumar</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>CHANNEL LESS FLOOR-PLANNING IN INTEGRATED CIRCUITS</title><date>2023-08-30</date><risdate>2023</risdate><abstract>Various embodiments may include integrated circuits (ICs) and methods for designing an integrated circuit (IC), such as a system-on-chip (SOC). Embodiments include methods for planning and producing ICs without communication channels, also referred to as channel-less ICs. Embodiments may include overlay hard macros that support routing and communication design without dedicated communication channels being needed between functional hard macros, such as cores of a SOC. Various embodiments may include an IC in which one or more interconnect hard macros and wires connecting a first functional hard macro, a second functional hard macro and the one or more interconnect hard macros are located within a third functional hard macro. In some embodiments, no communication channel may be present between the first functional hard macro, the second functional hard macro, and the third functional hard macro.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre ; ger
recordid cdi_epo_espacenet_EP4232936A1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title CHANNEL LESS FLOOR-PLANNING IN INTEGRATED CIRCUITS
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-16T06%3A35%3A04IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KRISHNAPPA,%20Madan&rft.date=2023-08-30&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP4232936A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true