TRANSITION CELLS BETWEEN DESIGN BLOCKS ON A WAFER

Embodiments described herein may be related to apparatuses, processes, and techniques related to filling in whitespace between one or more groups of functional circuits on a wafer. The whitespace may be divided into a plurality of cells including periphery cells and central cells, where a portion of...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	Khandelwal, Nidhi, Baylav, Burak
Format:	Patent
Sprache:	eng ; fre ; ger
Schlagworte:	BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	Khandelwal, Nidhi Baylav, Burak
description	Embodiments described herein may be related to apparatuses, processes, and techniques related to filling in whitespace between one or more groups of functional circuits on a wafer. The whitespace may be divided into a plurality of cells including periphery cells and central cells, where a portion of the cells may have the same design, where a characteristic of the plurality of cells, for example a density of metal within the cell, may be designed in order to facilitate the fabrication process of the wafer. Other embodiments may be described and/or claimed.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP4203025A2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP4203025A2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP4203025A23</originalsourceid><addsrcrecordid>eNrjZDAMCXL0C_YM8fT3U3B29fEJVnByDQl3dfVTcHEN9nT3U3Dy8Xf2DlYASjsqhDu6uQbxMLCmJeYUp_JCaW4GBTfXEGcP3dSC_PjU4oLE5NS81JJ41wATIwNjAyNTRyNjIpQAAPSJJdU</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>TRANSITION CELLS BETWEEN DESIGN BLOCKS ON A WAFER</title><source>esp@cenet</source><creator>Khandelwal, Nidhi ; Baylav, Burak</creator><creatorcontrib>Khandelwal, Nidhi ; Baylav, Burak</creatorcontrib><description>Embodiments described herein may be related to apparatuses, processes, and techniques related to filling in whitespace between one or more groups of functional circuits on a wafer. The whitespace may be divided into a plurality of cells including periphery cells and central cells, where a portion of the cells may have the same design, where a characteristic of the plurality of cells, for example a density of metal within the cell, may be designed in order to facilitate the fabrication process of the wafer. Other embodiments may be described and/or claimed.</description><language>eng ; fre ; ger</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230628&DB=EPODOC&CC=EP&NR=4203025A2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230628&DB=EPODOC&CC=EP&NR=4203025A2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Khandelwal, Nidhi</creatorcontrib><creatorcontrib>Baylav, Burak</creatorcontrib><title>TRANSITION CELLS BETWEEN DESIGN BLOCKS ON A WAFER</title><description>Embodiments described herein may be related to apparatuses, processes, and techniques related to filling in whitespace between one or more groups of functional circuits on a wafer. The whitespace may be divided into a plurality of cells including periphery cells and central cells, where a portion of the cells may have the same design, where a characteristic of the plurality of cells, for example a density of metal within the cell, may be designed in order to facilitate the fabrication process of the wafer. Other embodiments may be described and/or claimed.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDAMCXL0C_YM8fT3U3B29fEJVnByDQl3dfVTcHEN9nT3U3Dy8Xf2DlYASjsqhDu6uQbxMLCmJeYUp_JCaW4GBTfXEGcP3dSC_PjU4oLE5NS81JJ41wATIwNjAyNTRyNjIpQAAPSJJdU</recordid><startdate>20230628</startdate><enddate>20230628</enddate><creator>Khandelwal, Nidhi</creator><creator>Baylav, Burak</creator><scope>EVB</scope></search><sort><creationdate>20230628</creationdate><title>TRANSITION CELLS BETWEEN DESIGN BLOCKS ON A WAFER</title><author>Khandelwal, Nidhi ; Baylav, Burak</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP4203025A23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2023</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Khandelwal, Nidhi</creatorcontrib><creatorcontrib>Baylav, Burak</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Khandelwal, Nidhi</au><au>Baylav, Burak</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>TRANSITION CELLS BETWEEN DESIGN BLOCKS ON A WAFER</title><date>2023-06-28</date><risdate>2023</risdate><abstract>Embodiments described herein may be related to apparatuses, processes, and techniques related to filling in whitespace between one or more groups of functional circuits on a wafer. The whitespace may be divided into a plurality of cells including periphery cells and central cells, where a portion of the cells may have the same design, where a characteristic of the plurality of cells, for example a density of metal within the cell, may be designed in order to facilitate the fabrication process of the wafer. Other embodiments may be described and/or claimed.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng ; fre ; ger
recordid	cdi_epo_espacenet_EP4203025A2
source	esp@cenet
subjects	BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES
title	TRANSITION CELLS BETWEEN DESIGN BLOCKS ON A WAFER
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-10T14%3A56%3A00IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Khandelwal,%20Nidhi&rft.date=2023-06-28&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP4203025A2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true