SEMICONDUCTOR PACKAGE WITH BUILT-IN VIBRATION ISOLATION, THERMAL STABILITY, AND CONNECTOR DECOUPLING
A semiconductor package with design features, including an isolation structure for internal components and a flexible electrical connection, that minimizes errors due to environmental temperature, shock, and vibration effects. The semiconductor package may include a base having a first portion surro...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | eng ; fre ; ger |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | MARTIN, Adam ESLAMPOUR, Hamid KATINGARI, Karthik |
description | A semiconductor package with design features, including an isolation structure for internal components and a flexible electrical connection, that minimizes errors due to environmental temperature, shock, and vibration effects. The semiconductor package may include a base having a first portion surrounded by a second portion. A connector assembly may be attached to the first portion. The connector assembly may extend through an opening in the base. A lid attached may be attached to, at least, the second portion. The attached lid may form a hermetically-sealed cavity defined by an upper surface of the first portion, the connector assembly, and an inner surface of the lid. An elastomer pad may be on the first portion and a sub-assembly may be on the elastomer pad. A flexible electrical connection may be formed between the connector assembly and the sub-assembly. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP4172102A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP4172102A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP4172102A13</originalsourceid><addsrcrecordid>eNqNjMEKgkAQQL10iOof5gMU0oLO4zq5Q-uu6KzRSaS2U5Rg_08hfUCn9w6Pt4xuLVWsnC28EtdAjeqEJcGZRUPu2UjCFjrOGxR2Frh1ZrYYRFNToYFWMGfDcokBbQHfl6X5VZByvjZsy3W0uA-PKWx-XEVwJFE6CeOrD9M4XMMzvHuq9-khS7cZprs_kg8HxTRC</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR PACKAGE WITH BUILT-IN VIBRATION ISOLATION, THERMAL STABILITY, AND CONNECTOR DECOUPLING</title><source>esp@cenet</source><creator>MARTIN, Adam ; ESLAMPOUR, Hamid ; KATINGARI, Karthik</creator><creatorcontrib>MARTIN, Adam ; ESLAMPOUR, Hamid ; KATINGARI, Karthik</creatorcontrib><description>A semiconductor package with design features, including an isolation structure for internal components and a flexible electrical connection, that minimizes errors due to environmental temperature, shock, and vibration effects. The semiconductor package may include a base having a first portion surrounded by a second portion. A connector assembly may be attached to the first portion. The connector assembly may extend through an opening in the base. A lid attached may be attached to, at least, the second portion. The attached lid may form a hermetically-sealed cavity defined by an upper surface of the first portion, the connector assembly, and an inner surface of the lid. An elastomer pad may be on the first portion and a sub-assembly may be on the elastomer pad. A flexible electrical connection may be formed between the connector assembly and the sub-assembly.</description><language>eng ; fre ; ger</language><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICALDEVICES ; MICROSTRUCTURAL TECHNOLOGY ; PERFORMING OPERATIONS ; PRINTED CIRCUITS ; TRANSPORTING</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230503&DB=EPODOC&CC=EP&NR=4172102A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230503&DB=EPODOC&CC=EP&NR=4172102A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MARTIN, Adam</creatorcontrib><creatorcontrib>ESLAMPOUR, Hamid</creatorcontrib><creatorcontrib>KATINGARI, Karthik</creatorcontrib><title>SEMICONDUCTOR PACKAGE WITH BUILT-IN VIBRATION ISOLATION, THERMAL STABILITY, AND CONNECTOR DECOUPLING</title><description>A semiconductor package with design features, including an isolation structure for internal components and a flexible electrical connection, that minimizes errors due to environmental temperature, shock, and vibration effects. The semiconductor package may include a base having a first portion surrounded by a second portion. A connector assembly may be attached to the first portion. The connector assembly may extend through an opening in the base. A lid attached may be attached to, at least, the second portion. The attached lid may form a hermetically-sealed cavity defined by an upper surface of the first portion, the connector assembly, and an inner surface of the lid. An elastomer pad may be on the first portion and a sub-assembly may be on the elastomer pad. A flexible electrical connection may be formed between the connector assembly and the sub-assembly.</description><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICALDEVICES</subject><subject>MICROSTRUCTURAL TECHNOLOGY</subject><subject>PERFORMING OPERATIONS</subject><subject>PRINTED CIRCUITS</subject><subject>TRANSPORTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjMEKgkAQQL10iOof5gMU0oLO4zq5Q-uu6KzRSaS2U5Rg_08hfUCn9w6Pt4xuLVWsnC28EtdAjeqEJcGZRUPu2UjCFjrOGxR2Frh1ZrYYRFNToYFWMGfDcokBbQHfl6X5VZByvjZsy3W0uA-PKWx-XEVwJFE6CeOrD9M4XMMzvHuq9-khS7cZprs_kg8HxTRC</recordid><startdate>20230503</startdate><enddate>20230503</enddate><creator>MARTIN, Adam</creator><creator>ESLAMPOUR, Hamid</creator><creator>KATINGARI, Karthik</creator><scope>EVB</scope></search><sort><creationdate>20230503</creationdate><title>SEMICONDUCTOR PACKAGE WITH BUILT-IN VIBRATION ISOLATION, THERMAL STABILITY, AND CONNECTOR DECOUPLING</title><author>MARTIN, Adam ; ESLAMPOUR, Hamid ; KATINGARI, Karthik</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP4172102A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2023</creationdate><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICALDEVICES</topic><topic>MICROSTRUCTURAL TECHNOLOGY</topic><topic>PERFORMING OPERATIONS</topic><topic>PRINTED CIRCUITS</topic><topic>TRANSPORTING</topic><toplevel>online_resources</toplevel><creatorcontrib>MARTIN, Adam</creatorcontrib><creatorcontrib>ESLAMPOUR, Hamid</creatorcontrib><creatorcontrib>KATINGARI, Karthik</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MARTIN, Adam</au><au>ESLAMPOUR, Hamid</au><au>KATINGARI, Karthik</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR PACKAGE WITH BUILT-IN VIBRATION ISOLATION, THERMAL STABILITY, AND CONNECTOR DECOUPLING</title><date>2023-05-03</date><risdate>2023</risdate><abstract>A semiconductor package with design features, including an isolation structure for internal components and a flexible electrical connection, that minimizes errors due to environmental temperature, shock, and vibration effects. The semiconductor package may include a base having a first portion surrounded by a second portion. A connector assembly may be attached to the first portion. The connector assembly may extend through an opening in the base. A lid attached may be attached to, at least, the second portion. The attached lid may form a hermetically-sealed cavity defined by an upper surface of the first portion, the connector assembly, and an inner surface of the lid. An elastomer pad may be on the first portion and a sub-assembly may be on the elastomer pad. A flexible electrical connection may be formed between the connector assembly and the sub-assembly.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng ; fre ; ger |
recordid | cdi_epo_espacenet_EP4172102A1 |
source | esp@cenet |
subjects | CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ELECTRICITY MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICALDEVICES MICROSTRUCTURAL TECHNOLOGY PERFORMING OPERATIONS PRINTED CIRCUITS TRANSPORTING |
title | SEMICONDUCTOR PACKAGE WITH BUILT-IN VIBRATION ISOLATION, THERMAL STABILITY, AND CONNECTOR DECOUPLING |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-30T09%3A11%3A33IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MARTIN,%20Adam&rft.date=2023-05-03&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP4172102A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |