SYNCHRONIZING A HIGH-SPEED SIGNALING INTERCONNECT

SYNCHRONIZING A HIGH-SPEED SIGNALING INTERCONNECT

A system includes a first device and a second device coupled to a link. The first device is to transmit one or more request frames for synchronization of a data layer, each request frame including a quantity of bits and an error code. The second device is to receive a first set of bits corresponding...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KRISHNAMURTHY, Adithya Hrudhayan, CHADHA, Ish
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator KRISHNAMURTHY, Adithya Hrudhayan
CHADHA, Ish
description A system includes a first device and a second device coupled to a link. The first device is to transmit one or more request frames for synchronization of a data layer, each request frame including a quantity of bits and an error code. The second device is to receive a first set of bits corresponding to the quantity of bits in each request frame. The second device is to perform an error decode operation on the first set of bits using a first portion of the first set of bits and determine the first set of bits correspond to a frame boundary of the one more request frames responsive to a success of the error decode operation. The second device is to transmit an acknowledgement of the synchronization of the data layer based on determining the first set of bits corresponds to the frame boundary.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP4135231A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP4135231A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP4135231A13</originalsourceid><addsrcrecordid>eNrjZDAMjvRz9gjy9_OM8vRzV3BU8PB099ANDnB1dVEI9nT3c_QBCXv6hbgGOfv7-bk6h_AwsKYl5hSn8kJpbgYFN9cQZw_d1IL8-NTigsTk1LzUknjXABNDY1MjY0NHQ2MilAAAGyomQg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SYNCHRONIZING A HIGH-SPEED SIGNALING INTERCONNECT</title><source>esp@cenet</source><creator>KRISHNAMURTHY, Adithya Hrudhayan ; CHADHA, Ish</creator><creatorcontrib>KRISHNAMURTHY, Adithya Hrudhayan ; CHADHA, Ish</creatorcontrib><description>A system includes a first device and a second device coupled to a link. The first device is to transmit one or more request frames for synchronization of a data layer, each request frame including a quantity of bits and an error code. The second device is to receive a first set of bits corresponding to the quantity of bits in each request frame. The second device is to perform an error decode operation on the first set of bits using a first portion of the first set of bits and determine the first set of bits correspond to a frame boundary of the one more request frames responsive to a success of the error decode operation. The second device is to transmit an acknowledgement of the synchronization of the data layer based on determining the first set of bits corresponds to the frame boundary.</description><language>eng ; fre ; ger</language><subject>ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230215&amp;DB=EPODOC&amp;CC=EP&amp;NR=4135231A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230215&amp;DB=EPODOC&amp;CC=EP&amp;NR=4135231A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KRISHNAMURTHY, Adithya Hrudhayan</creatorcontrib><creatorcontrib>CHADHA, Ish</creatorcontrib><title>SYNCHRONIZING A HIGH-SPEED SIGNALING INTERCONNECT</title><description>A system includes a first device and a second device coupled to a link. The first device is to transmit one or more request frames for synchronization of a data layer, each request frame including a quantity of bits and an error code. The second device is to receive a first set of bits corresponding to the quantity of bits in each request frame. The second device is to perform an error decode operation on the first set of bits using a first portion of the first set of bits and determine the first set of bits correspond to a frame boundary of the one more request frames responsive to a success of the error decode operation. The second device is to transmit an acknowledgement of the synchronization of the data layer based on determining the first set of bits corresponds to the frame boundary.</description><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDAMjvRz9gjy9_OM8vRzV3BU8PB099ANDnB1dVEI9nT3c_QBCXv6hbgGOfv7-bk6h_AwsKYl5hSn8kJpbgYFN9cQZw_d1IL8-NTigsTk1LzUknjXABNDY1MjY0NHQ2MilAAAGyomQg</recordid><startdate>20230215</startdate><enddate>20230215</enddate><creator>KRISHNAMURTHY, Adithya Hrudhayan</creator><creator>CHADHA, Ish</creator><scope>EVB</scope></search><sort><creationdate>20230215</creationdate><title>SYNCHRONIZING A HIGH-SPEED SIGNALING INTERCONNECT</title><author>KRISHNAMURTHY, Adithya Hrudhayan ; CHADHA, Ish</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP4135231A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2023</creationdate><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</topic><toplevel>online_resources</toplevel><creatorcontrib>KRISHNAMURTHY, Adithya Hrudhayan</creatorcontrib><creatorcontrib>CHADHA, Ish</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KRISHNAMURTHY, Adithya Hrudhayan</au><au>CHADHA, Ish</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SYNCHRONIZING A HIGH-SPEED SIGNALING INTERCONNECT</title><date>2023-02-15</date><risdate>2023</risdate><abstract>A system includes a first device and a second device coupled to a link. The first device is to transmit one or more request frames for synchronization of a data layer, each request frame including a quantity of bits and an error code. The second device is to receive a first set of bits corresponding to the quantity of bits in each request frame. The second device is to perform an error decode operation on the first set of bits using a first portion of the first set of bits and determine the first set of bits correspond to a frame boundary of the one more request frames responsive to a success of the error decode operation. The second device is to transmit an acknowledgement of the synchronization of the data layer based on determining the first set of bits corresponds to the frame boundary.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre ; ger
recordid cdi_epo_espacenet_EP4135231A1
source esp@cenet
subjects ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION
title SYNCHRONIZING A HIGH-SPEED SIGNALING INTERCONNECT
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-10T17%3A50%3A41IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KRISHNAMURTHY,%20Adithya%20Hrudhayan&rft.date=2023-02-15&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP4135231A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true