ELECTRICAL CONNECTOR WITH HIGH SPEED MOUNTING INTERFACE

An electrical interconnect for passing high speed signals through an electronic system with a high density of signals and high signal integrity. The interconnect includes an electrical connector and a transition portion of a printed circuit board to which the connector is mounted. Signal conductors...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: LEO, Eric, LEVINE, David, ASTBURY, Allan, SIVARAJAN, Vysakh, CARTIER, Marc, B., Jr, GAILUS, Mark, W, PROVENCHER, Daniel, B, DUNHAM, John, Robert
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator LEO, Eric
LEVINE, David
ASTBURY, Allan
SIVARAJAN, Vysakh
CARTIER, Marc, B., Jr
GAILUS, Mark, W
PROVENCHER, Daniel, B
DUNHAM, John, Robert
description An electrical interconnect for passing high speed signals through an electronic system with a high density of signals and high signal integrity. The interconnect includes an electrical connector and a transition portion of a printed circuit board to which the connector is mounted. Signal conductors are connected to pads on the surface of the PCB using edge-to-pad mounting. The pads align with intermediate portions of the signal conductors such that transitions within the connector that could degrade signal integrity are avoided. The signal conductors may be positioned as individually shielded broadside coupled pairs extending in rows within the connector. Surface traces on the PCB connect the pads to signal vias aligned for vertical routing out of the connector footprint. Ground planes underlying the surface traces facilitate a transition from the signal paths in the connector to those in the PCB with low mode conversion avoiding resonances in the connector shields.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP4097800A4</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP4097800A4</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP4097800A43</originalsourceid><addsrcrecordid>eNrjZDB39XF1DgnydHb0UXD29_MDcvyDFMI9QzwUPDzdPRSCA1xdXRR8_UP9Qjz93BU8_UJcg9wcnV15GFjTEnOKU3mhNDeDgptriLOHbmpBfnxqcUFicmpeakm8a4CJgaW5hYGBo4kxEUoA8RMn1g</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>ELECTRICAL CONNECTOR WITH HIGH SPEED MOUNTING INTERFACE</title><source>esp@cenet</source><creator>LEO, Eric ; LEVINE, David ; ASTBURY, Allan ; SIVARAJAN, Vysakh ; CARTIER, Marc, B., Jr ; GAILUS, Mark, W ; PROVENCHER, Daniel, B ; DUNHAM, John, Robert</creator><creatorcontrib>LEO, Eric ; LEVINE, David ; ASTBURY, Allan ; SIVARAJAN, Vysakh ; CARTIER, Marc, B., Jr ; GAILUS, Mark, W ; PROVENCHER, Daniel, B ; DUNHAM, John, Robert</creatorcontrib><description>An electrical interconnect for passing high speed signals through an electronic system with a high density of signals and high signal integrity. The interconnect includes an electrical connector and a transition portion of a printed circuit board to which the connector is mounted. Signal conductors are connected to pads on the surface of the PCB using edge-to-pad mounting. The pads align with intermediate portions of the signal conductors such that transitions within the connector that could degrade signal integrity are avoided. The signal conductors may be positioned as individually shielded broadside coupled pairs extending in rows within the connector. Surface traces on the PCB connect the pads to signal vias aligned for vertical routing out of the connector footprint. Ground planes underlying the surface traces facilitate a transition from the signal paths in the connector to those in the PCB with low mode conversion avoiding resonances in the connector shields.</description><language>eng ; fre ; ger</language><subject>BASIC ELECTRIC ELEMENTS ; CURRENT COLLECTORS ; ELECTRICITY ; LINE CONNECTORS</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240214&amp;DB=EPODOC&amp;CC=EP&amp;NR=4097800A4$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25562,76317</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240214&amp;DB=EPODOC&amp;CC=EP&amp;NR=4097800A4$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LEO, Eric</creatorcontrib><creatorcontrib>LEVINE, David</creatorcontrib><creatorcontrib>ASTBURY, Allan</creatorcontrib><creatorcontrib>SIVARAJAN, Vysakh</creatorcontrib><creatorcontrib>CARTIER, Marc, B., Jr</creatorcontrib><creatorcontrib>GAILUS, Mark, W</creatorcontrib><creatorcontrib>PROVENCHER, Daniel, B</creatorcontrib><creatorcontrib>DUNHAM, John, Robert</creatorcontrib><title>ELECTRICAL CONNECTOR WITH HIGH SPEED MOUNTING INTERFACE</title><description>An electrical interconnect for passing high speed signals through an electronic system with a high density of signals and high signal integrity. The interconnect includes an electrical connector and a transition portion of a printed circuit board to which the connector is mounted. Signal conductors are connected to pads on the surface of the PCB using edge-to-pad mounting. The pads align with intermediate portions of the signal conductors such that transitions within the connector that could degrade signal integrity are avoided. The signal conductors may be positioned as individually shielded broadside coupled pairs extending in rows within the connector. Surface traces on the PCB connect the pads to signal vias aligned for vertical routing out of the connector footprint. Ground planes underlying the surface traces facilitate a transition from the signal paths in the connector to those in the PCB with low mode conversion avoiding resonances in the connector shields.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CURRENT COLLECTORS</subject><subject>ELECTRICITY</subject><subject>LINE CONNECTORS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDB39XF1DgnydHb0UXD29_MDcvyDFMI9QzwUPDzdPRSCA1xdXRR8_UP9Qjz93BU8_UJcg9wcnV15GFjTEnOKU3mhNDeDgptriLOHbmpBfnxqcUFicmpeakm8a4CJgaW5hYGBo4kxEUoA8RMn1g</recordid><startdate>20240214</startdate><enddate>20240214</enddate><creator>LEO, Eric</creator><creator>LEVINE, David</creator><creator>ASTBURY, Allan</creator><creator>SIVARAJAN, Vysakh</creator><creator>CARTIER, Marc, B., Jr</creator><creator>GAILUS, Mark, W</creator><creator>PROVENCHER, Daniel, B</creator><creator>DUNHAM, John, Robert</creator><scope>EVB</scope></search><sort><creationdate>20240214</creationdate><title>ELECTRICAL CONNECTOR WITH HIGH SPEED MOUNTING INTERFACE</title><author>LEO, Eric ; LEVINE, David ; ASTBURY, Allan ; SIVARAJAN, Vysakh ; CARTIER, Marc, B., Jr ; GAILUS, Mark, W ; PROVENCHER, Daniel, B ; DUNHAM, John, Robert</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP4097800A43</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2024</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CURRENT COLLECTORS</topic><topic>ELECTRICITY</topic><topic>LINE CONNECTORS</topic><toplevel>online_resources</toplevel><creatorcontrib>LEO, Eric</creatorcontrib><creatorcontrib>LEVINE, David</creatorcontrib><creatorcontrib>ASTBURY, Allan</creatorcontrib><creatorcontrib>SIVARAJAN, Vysakh</creatorcontrib><creatorcontrib>CARTIER, Marc, B., Jr</creatorcontrib><creatorcontrib>GAILUS, Mark, W</creatorcontrib><creatorcontrib>PROVENCHER, Daniel, B</creatorcontrib><creatorcontrib>DUNHAM, John, Robert</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LEO, Eric</au><au>LEVINE, David</au><au>ASTBURY, Allan</au><au>SIVARAJAN, Vysakh</au><au>CARTIER, Marc, B., Jr</au><au>GAILUS, Mark, W</au><au>PROVENCHER, Daniel, B</au><au>DUNHAM, John, Robert</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>ELECTRICAL CONNECTOR WITH HIGH SPEED MOUNTING INTERFACE</title><date>2024-02-14</date><risdate>2024</risdate><abstract>An electrical interconnect for passing high speed signals through an electronic system with a high density of signals and high signal integrity. The interconnect includes an electrical connector and a transition portion of a printed circuit board to which the connector is mounted. Signal conductors are connected to pads on the surface of the PCB using edge-to-pad mounting. The pads align with intermediate portions of the signal conductors such that transitions within the connector that could degrade signal integrity are avoided. The signal conductors may be positioned as individually shielded broadside coupled pairs extending in rows within the connector. Surface traces on the PCB connect the pads to signal vias aligned for vertical routing out of the connector footprint. Ground planes underlying the surface traces facilitate a transition from the signal paths in the connector to those in the PCB with low mode conversion avoiding resonances in the connector shields.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre ; ger
recordid cdi_epo_espacenet_EP4097800A4
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
CURRENT COLLECTORS
ELECTRICITY
LINE CONNECTORS
title ELECTRICAL CONNECTOR WITH HIGH SPEED MOUNTING INTERFACE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-14T07%3A52%3A59IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LEO,%20Eric&rft.date=2024-02-14&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP4097800A4%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true