MEMORY WITH ONE-TIME PROGRAMMABLE (OTP) CELLS

A memory includes a plurality of one-time programmable (OTP) memory cells, wherein each OTP memory cell includes a corresponding storage element capable of being in a permanently blown state or non-blown state. In the non-blown state, the corresponding storage element is capable of being in a low co...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: RAMANAN, Karthik, WILLIAMS, Jacob T, STORMS, Maurits Mario Nicolaas, SANJEEVARAO, Padmaraj, CHOY, Jon Scott
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator RAMANAN, Karthik
WILLIAMS, Jacob T
STORMS, Maurits Mario Nicolaas
SANJEEVARAO, Padmaraj
CHOY, Jon Scott
description A memory includes a plurality of one-time programmable (OTP) memory cells, wherein each OTP memory cell includes a corresponding storage element capable of being in a permanently blown state or non-blown state. In the non-blown state, the corresponding storage element is capable of being in a low conductive state (LCS) or high conductive state (HCS). Control circuitry is configured to, in response to a received read request having a corresponding access address which selects a set of OTP memory cells, direct write circuitry to apply a voltage differential across the corresponding storage element of each selected OTP memory cell sufficient to set the corresponding storage element to a predetermined one of the LCS or HCS, and, after the write circuitry applies the voltage differential across the corresponding storage element, direct read circuity to read the selected OTP memory cells to output read data stored in the selected OTP memory cells.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP4060667B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP4060667B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP4060667B13</originalsourceid><addsrcrecordid>eNrjZND1dfX1D4pUCPcM8VDw93PVDfH0dVUICPJ3D3L09XV08nFV0PAPCdBUcHb18QnmYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxrgEmBmYGZmbmTobGRCgBAGLiJNs</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MEMORY WITH ONE-TIME PROGRAMMABLE (OTP) CELLS</title><source>esp@cenet</source><creator>RAMANAN, Karthik ; WILLIAMS, Jacob T ; STORMS, Maurits Mario Nicolaas ; SANJEEVARAO, Padmaraj ; CHOY, Jon Scott</creator><creatorcontrib>RAMANAN, Karthik ; WILLIAMS, Jacob T ; STORMS, Maurits Mario Nicolaas ; SANJEEVARAO, Padmaraj ; CHOY, Jon Scott</creatorcontrib><description>A memory includes a plurality of one-time programmable (OTP) memory cells, wherein each OTP memory cell includes a corresponding storage element capable of being in a permanently blown state or non-blown state. In the non-blown state, the corresponding storage element is capable of being in a low conductive state (LCS) or high conductive state (HCS). Control circuitry is configured to, in response to a received read request having a corresponding access address which selects a set of OTP memory cells, direct write circuitry to apply a voltage differential across the corresponding storage element of each selected OTP memory cell sufficient to set the corresponding storage element to a predetermined one of the LCS or HCS, and, after the write circuitry applies the voltage differential across the corresponding storage element, direct read circuity to read the selected OTP memory cells to output read data stored in the selected OTP memory cells.</description><language>eng ; fre ; ger</language><subject>INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20241023&amp;DB=EPODOC&amp;CC=EP&amp;NR=4060667B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20241023&amp;DB=EPODOC&amp;CC=EP&amp;NR=4060667B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>RAMANAN, Karthik</creatorcontrib><creatorcontrib>WILLIAMS, Jacob T</creatorcontrib><creatorcontrib>STORMS, Maurits Mario Nicolaas</creatorcontrib><creatorcontrib>SANJEEVARAO, Padmaraj</creatorcontrib><creatorcontrib>CHOY, Jon Scott</creatorcontrib><title>MEMORY WITH ONE-TIME PROGRAMMABLE (OTP) CELLS</title><description>A memory includes a plurality of one-time programmable (OTP) memory cells, wherein each OTP memory cell includes a corresponding storage element capable of being in a permanently blown state or non-blown state. In the non-blown state, the corresponding storage element is capable of being in a low conductive state (LCS) or high conductive state (HCS). Control circuitry is configured to, in response to a received read request having a corresponding access address which selects a set of OTP memory cells, direct write circuitry to apply a voltage differential across the corresponding storage element of each selected OTP memory cell sufficient to set the corresponding storage element to a predetermined one of the LCS or HCS, and, after the write circuitry applies the voltage differential across the corresponding storage element, direct read circuity to read the selected OTP memory cells to output read data stored in the selected OTP memory cells.</description><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZND1dfX1D4pUCPcM8VDw93PVDfH0dVUICPJ3D3L09XV08nFV0PAPCdBUcHb18QnmYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxrgEmBmYGZmbmTobGRCgBAGLiJNs</recordid><startdate>20241023</startdate><enddate>20241023</enddate><creator>RAMANAN, Karthik</creator><creator>WILLIAMS, Jacob T</creator><creator>STORMS, Maurits Mario Nicolaas</creator><creator>SANJEEVARAO, Padmaraj</creator><creator>CHOY, Jon Scott</creator><scope>EVB</scope></search><sort><creationdate>20241023</creationdate><title>MEMORY WITH ONE-TIME PROGRAMMABLE (OTP) CELLS</title><author>RAMANAN, Karthik ; WILLIAMS, Jacob T ; STORMS, Maurits Mario Nicolaas ; SANJEEVARAO, Padmaraj ; CHOY, Jon Scott</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP4060667B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2024</creationdate><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>RAMANAN, Karthik</creatorcontrib><creatorcontrib>WILLIAMS, Jacob T</creatorcontrib><creatorcontrib>STORMS, Maurits Mario Nicolaas</creatorcontrib><creatorcontrib>SANJEEVARAO, Padmaraj</creatorcontrib><creatorcontrib>CHOY, Jon Scott</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>RAMANAN, Karthik</au><au>WILLIAMS, Jacob T</au><au>STORMS, Maurits Mario Nicolaas</au><au>SANJEEVARAO, Padmaraj</au><au>CHOY, Jon Scott</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MEMORY WITH ONE-TIME PROGRAMMABLE (OTP) CELLS</title><date>2024-10-23</date><risdate>2024</risdate><abstract>A memory includes a plurality of one-time programmable (OTP) memory cells, wherein each OTP memory cell includes a corresponding storage element capable of being in a permanently blown state or non-blown state. In the non-blown state, the corresponding storage element is capable of being in a low conductive state (LCS) or high conductive state (HCS). Control circuitry is configured to, in response to a received read request having a corresponding access address which selects a set of OTP memory cells, direct write circuitry to apply a voltage differential across the corresponding storage element of each selected OTP memory cell sufficient to set the corresponding storage element to a predetermined one of the LCS or HCS, and, after the write circuitry applies the voltage differential across the corresponding storage element, direct read circuity to read the selected OTP memory cells to output read data stored in the selected OTP memory cells.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre ; ger
recordid cdi_epo_espacenet_EP4060667B1
source esp@cenet
subjects INFORMATION STORAGE
PHYSICS
STATIC STORES
title MEMORY WITH ONE-TIME PROGRAMMABLE (OTP) CELLS
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-30T06%3A28%3A22IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=RAMANAN,%20Karthik&rft.date=2024-10-23&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP4060667B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true