METHOD FOR FORMING CHANNELS IN PRINTED CIRCUIT BOARDS BY STACKING SLOTTED LAYERS
A process of fabricating an electromagnetic circuit includes providing three laminate sheets, forming a first feature in a first laminate sheet of the three laminate sheets, and forming a second feature in a second laminate sheet of the three laminate sheets. The second feature is aligned with the f...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng ; fre ; ger |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | PEVZNER, Mikhail BENEDICT, James E SOUTHWORTH, Andrew R BENINATI, Gregory G |
| description | A process of fabricating an electromagnetic circuit includes providing three laminate sheets, forming a first feature in a first laminate sheet of the three laminate sheets, and forming a second feature in a second laminate sheet of the three laminate sheets. The second feature is aligned with the first feature when aligning the second laminate sheet with the first laminate sheet. The process further includes stacking the three laminate sheets so that the first laminate sheet is positioned above and aligned with the second laminate sheet and the second laminate sheet is positioned above and aligned with the third laminate sheet. The first feature and the second feature define a contiguous element. The process further includes filling the contiguous element with an electrically conductive material to form an electrically continuous conductor. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP4055999A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP4055999A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP4055999A13</originalsourceid><addsrcrecordid>eNrjZAjwdQ3x8HdRcPMPAmFfTz93BWcPRz8_V59gBU8_hYAgT78QVxcFZ88g51DPEAUnf8cgl2AFp0iF4BBHZ2-Q8mAf_xCQEh_HSNegYB4G1rTEnOJUXijNzaDg5hri7KGbWpAfn1pckJicmpdaEu8aYGJgamppaeloaEyEEgAMjy6w</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>METHOD FOR FORMING CHANNELS IN PRINTED CIRCUIT BOARDS BY STACKING SLOTTED LAYERS</title><source>esp@cenet</source><creator>PEVZNER, Mikhail ; BENEDICT, James E ; SOUTHWORTH, Andrew R ; BENINATI, Gregory G</creator><creatorcontrib>PEVZNER, Mikhail ; BENEDICT, James E ; SOUTHWORTH, Andrew R ; BENINATI, Gregory G</creatorcontrib><description>A process of fabricating an electromagnetic circuit includes providing three laminate sheets, forming a first feature in a first laminate sheet of the three laminate sheets, and forming a second feature in a second laminate sheet of the three laminate sheets. The second feature is aligned with the first feature when aligning the second laminate sheet with the first laminate sheet. The process further includes stacking the three laminate sheets so that the first laminate sheet is positioned above and aligned with the second laminate sheet and the second laminate sheet is positioned above and aligned with the third laminate sheet. The first feature and the second feature define a contiguous element. The process further includes filling the contiguous element with an electrically conductive material to form an electrically continuous conductor.</description><language>eng ; fre ; ger</language><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; PRINTED CIRCUITS</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20220914&DB=EPODOC&CC=EP&NR=4055999A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20220914&DB=EPODOC&CC=EP&NR=4055999A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>PEVZNER, Mikhail</creatorcontrib><creatorcontrib>BENEDICT, James E</creatorcontrib><creatorcontrib>SOUTHWORTH, Andrew R</creatorcontrib><creatorcontrib>BENINATI, Gregory G</creatorcontrib><title>METHOD FOR FORMING CHANNELS IN PRINTED CIRCUIT BOARDS BY STACKING SLOTTED LAYERS</title><description>A process of fabricating an electromagnetic circuit includes providing three laminate sheets, forming a first feature in a first laminate sheet of the three laminate sheets, and forming a second feature in a second laminate sheet of the three laminate sheets. The second feature is aligned with the first feature when aligning the second laminate sheet with the first laminate sheet. The process further includes stacking the three laminate sheets so that the first laminate sheet is positioned above and aligned with the second laminate sheet and the second laminate sheet is positioned above and aligned with the third laminate sheet. The first feature and the second feature define a contiguous element. The process further includes filling the contiguous element with an electrically conductive material to form an electrically continuous conductor.</description><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>PRINTED CIRCUITS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZAjwdQ3x8HdRcPMPAmFfTz93BWcPRz8_V59gBU8_hYAgT78QVxcFZ88g51DPEAUnf8cgl2AFp0iF4BBHZ2-Q8mAf_xCQEh_HSNegYB4G1rTEnOJUXijNzaDg5hri7KGbWpAfn1pckJicmpdaEu8aYGJgamppaeloaEyEEgAMjy6w</recordid><startdate>20220914</startdate><enddate>20220914</enddate><creator>PEVZNER, Mikhail</creator><creator>BENEDICT, James E</creator><creator>SOUTHWORTH, Andrew R</creator><creator>BENINATI, Gregory G</creator><scope>EVB</scope></search><sort><creationdate>20220914</creationdate><title>METHOD FOR FORMING CHANNELS IN PRINTED CIRCUIT BOARDS BY STACKING SLOTTED LAYERS</title><author>PEVZNER, Mikhail ; BENEDICT, James E ; SOUTHWORTH, Andrew R ; BENINATI, Gregory G</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP4055999A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2022</creationdate><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>PRINTED CIRCUITS</topic><toplevel>online_resources</toplevel><creatorcontrib>PEVZNER, Mikhail</creatorcontrib><creatorcontrib>BENEDICT, James E</creatorcontrib><creatorcontrib>SOUTHWORTH, Andrew R</creatorcontrib><creatorcontrib>BENINATI, Gregory G</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>PEVZNER, Mikhail</au><au>BENEDICT, James E</au><au>SOUTHWORTH, Andrew R</au><au>BENINATI, Gregory G</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>METHOD FOR FORMING CHANNELS IN PRINTED CIRCUIT BOARDS BY STACKING SLOTTED LAYERS</title><date>2022-09-14</date><risdate>2022</risdate><abstract>A process of fabricating an electromagnetic circuit includes providing three laminate sheets, forming a first feature in a first laminate sheet of the three laminate sheets, and forming a second feature in a second laminate sheet of the three laminate sheets. The second feature is aligned with the first feature when aligning the second laminate sheet with the first laminate sheet. The process further includes stacking the three laminate sheets so that the first laminate sheet is positioned above and aligned with the second laminate sheet and the second laminate sheet is positioned above and aligned with the third laminate sheet. The first feature and the second feature define a contiguous element. The process further includes filling the contiguous element with an electrically conductive material to form an electrically continuous conductor.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng ; fre ; ger |
| recordid | cdi_epo_espacenet_EP4055999A1 |
| source | esp@cenet |
| subjects | CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ELECTRICITY MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS PRINTED CIRCUITS |
| title | METHOD FOR FORMING CHANNELS IN PRINTED CIRCUIT BOARDS BY STACKING SLOTTED LAYERS |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-28T21%3A31%3A13IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=PEVZNER,%20Mikhail&rft.date=2022-09-14&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP4055999A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |