PROGRAMMABLE GAIN AMPLIFIER WITH PROGRAMMABLE RESISTANCE

PROGRAMMABLE GAIN AMPLIFIER WITH PROGRAMMABLE RESISTANCE

A circuit includes an analog-to-digital converter (ADC). The circuit also includes an analog front end (AFE) having an AFE input and an AFE output. The AFE output is coupled the ADC's input. The AFE includes a programmable gain amplifier (PGA) having a first PGA input and a second PGA input. Th...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KANNAN, Anand, HALDER, Tanmay, SUBRAMANIAN, Anand
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
AMPLIFIERS
BASIC ELECTRONIC CIRCUITRY
CONTROL OF AMPLIFICATION
ELECTRICITY
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator KANNAN, Anand
HALDER, Tanmay
SUBRAMANIAN, Anand
description A circuit includes an analog-to-digital converter (ADC). The circuit also includes an analog front end (AFE) having an AFE input and an AFE output. The AFE output is coupled the ADC's input. The AFE includes a programmable gain amplifier (PGA) having a first PGA input and a second PGA input. The PGA includes a first operational amplifier (OP AMP) with first and second OPAMP inputs. The AFE also including a programmable resistance circuit having a first programmable resistance circuit input and first and second programmable resistance circuit outputs. The first programmable resistance circuit input is coupled to the first and second PGA inputs. The programmable resistance circuit includes a resistor network having first and second balance resistances. The first balance resistance is coupled to the first and second OP AMP inputs, and the second balance resistance is coupled to the first and second OP AMP inputs.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP4010979A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP4010979A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP4010979A13</originalsourceid><addsrcrecordid>eNrjZLAICPJ3D3L09XV08nFVcHf09FNw9A3w8XTzdA1SCPcM8VBAURDkGuwZHOLo5-zKw8CalphTnMoLpbkZFNxcQ5w9dFML8uNTiwsSk1PzUkviXQNMDAwNLM0tHQ2NiVACACTGKDo</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>PROGRAMMABLE GAIN AMPLIFIER WITH PROGRAMMABLE RESISTANCE</title><source>esp@cenet</source><creator>KANNAN, Anand ; HALDER, Tanmay ; SUBRAMANIAN, Anand</creator><creatorcontrib>KANNAN, Anand ; HALDER, Tanmay ; SUBRAMANIAN, Anand</creatorcontrib><description>A circuit includes an analog-to-digital converter (ADC). The circuit also includes an analog front end (AFE) having an AFE input and an AFE output. The AFE output is coupled the ADC's input. The AFE includes a programmable gain amplifier (PGA) having a first PGA input and a second PGA input. The PGA includes a first operational amplifier (OP AMP) with first and second OPAMP inputs. The AFE also including a programmable resistance circuit having a first programmable resistance circuit input and first and second programmable resistance circuit outputs. The first programmable resistance circuit input is coupled to the first and second PGA inputs. The programmable resistance circuit includes a resistor network having first and second balance resistances. The first balance resistance is coupled to the first and second OP AMP inputs, and the second balance resistance is coupled to the first and second OP AMP inputs.</description><language>eng ; fre ; ger</language><subject>AMPLIFIERS ; BASIC ELECTRONIC CIRCUITRY ; CONTROL OF AMPLIFICATION ; ELECTRICITY</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220615&amp;DB=EPODOC&amp;CC=EP&amp;NR=4010979A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220615&amp;DB=EPODOC&amp;CC=EP&amp;NR=4010979A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KANNAN, Anand</creatorcontrib><creatorcontrib>HALDER, Tanmay</creatorcontrib><creatorcontrib>SUBRAMANIAN, Anand</creatorcontrib><title>PROGRAMMABLE GAIN AMPLIFIER WITH PROGRAMMABLE RESISTANCE</title><description>A circuit includes an analog-to-digital converter (ADC). The circuit also includes an analog front end (AFE) having an AFE input and an AFE output. The AFE output is coupled the ADC's input. The AFE includes a programmable gain amplifier (PGA) having a first PGA input and a second PGA input. The PGA includes a first operational amplifier (OP AMP) with first and second OPAMP inputs. The AFE also including a programmable resistance circuit having a first programmable resistance circuit input and first and second programmable resistance circuit outputs. The first programmable resistance circuit input is coupled to the first and second PGA inputs. The programmable resistance circuit includes a resistor network having first and second balance resistances. The first balance resistance is coupled to the first and second OP AMP inputs, and the second balance resistance is coupled to the first and second OP AMP inputs.</description><subject>AMPLIFIERS</subject><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CONTROL OF AMPLIFICATION</subject><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLAICPJ3D3L09XV08nFVcHf09FNw9A3w8XTzdA1SCPcM8VBAURDkGuwZHOLo5-zKw8CalphTnMoLpbkZFNxcQ5w9dFML8uNTiwsSk1PzUkviXQNMDAwNLM0tHQ2NiVACACTGKDo</recordid><startdate>20220615</startdate><enddate>20220615</enddate><creator>KANNAN, Anand</creator><creator>HALDER, Tanmay</creator><creator>SUBRAMANIAN, Anand</creator><scope>EVB</scope></search><sort><creationdate>20220615</creationdate><title>PROGRAMMABLE GAIN AMPLIFIER WITH PROGRAMMABLE RESISTANCE</title><author>KANNAN, Anand ; HALDER, Tanmay ; SUBRAMANIAN, Anand</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP4010979A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2022</creationdate><topic>AMPLIFIERS</topic><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CONTROL OF AMPLIFICATION</topic><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>KANNAN, Anand</creatorcontrib><creatorcontrib>HALDER, Tanmay</creatorcontrib><creatorcontrib>SUBRAMANIAN, Anand</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KANNAN, Anand</au><au>HALDER, Tanmay</au><au>SUBRAMANIAN, Anand</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>PROGRAMMABLE GAIN AMPLIFIER WITH PROGRAMMABLE RESISTANCE</title><date>2022-06-15</date><risdate>2022</risdate><abstract>A circuit includes an analog-to-digital converter (ADC). The circuit also includes an analog front end (AFE) having an AFE input and an AFE output. The AFE output is coupled the ADC's input. The AFE includes a programmable gain amplifier (PGA) having a first PGA input and a second PGA input. The PGA includes a first operational amplifier (OP AMP) with first and second OPAMP inputs. The AFE also including a programmable resistance circuit having a first programmable resistance circuit input and first and second programmable resistance circuit outputs. The first programmable resistance circuit input is coupled to the first and second PGA inputs. The programmable resistance circuit includes a resistor network having first and second balance resistances. The first balance resistance is coupled to the first and second OP AMP inputs, and the second balance resistance is coupled to the first and second OP AMP inputs.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre ; ger
recordid cdi_epo_espacenet_EP4010979A1
source esp@cenet
subjects AMPLIFIERS
BASIC ELECTRONIC CIRCUITRY
CONTROL OF AMPLIFICATION
ELECTRICITY
title PROGRAMMABLE GAIN AMPLIFIER WITH PROGRAMMABLE RESISTANCE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-05T01%3A34%3A34IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KANNAN,%20Anand&rft.date=2022-06-15&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP4010979A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true