MULTI-DIE FINE GRAIN INTEGRATED VOLTAGE REGULATION
A semiconductor device package is described that includes a power consuming device (such as an SOC device). The power consuming device (120) may include one or more current consuming elements. A passive device (100) may be coupled (110) to the power consuming device. The passive device includes a pl...
Gespeichert in:
Hauptverfasser: | , , , |
---|---|
Format: | Patent |
Sprache: | eng ; fre ; ger |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | SEARLES, Shawn ZERBE, Jared L FANG, Emerson S ZHAI, Jun |
description | A semiconductor device package is described that includes a power consuming device (such as an SOC device). The power consuming device (120) may include one or more current consuming elements. A passive device (100) may be coupled (110) to the power consuming device. The passive device includes a plurality of passive elements formed on a semiconductor substrate. The passive elements are arranged in an array of structures (102) on the semiconductor substrate. The power consuming device and the passive device are coupled using one or more terminals (110). The passive device and power consuming device coupling may be configured in such a way that the power consuming device determines functionally the way the passive device elements will be used. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP4006972A2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP4006972A2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP4006972A23</originalsourceid><addsrcrecordid>eNrjZDDyDfUJ8dR18XRVcPP0c1VwD3L09FPw9AtxBbJCXF0Uwvx9QhzdXRWCXN1DfRxDPP39eBhY0xJzilN5oTQ3g4Kba4izh25qQX58anFBYnJqXmpJvGuAiYGBmaW5kaORMRFKACfmJms</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MULTI-DIE FINE GRAIN INTEGRATED VOLTAGE REGULATION</title><source>esp@cenet</source><creator>SEARLES, Shawn ; ZERBE, Jared L ; FANG, Emerson S ; ZHAI, Jun</creator><creatorcontrib>SEARLES, Shawn ; ZERBE, Jared L ; FANG, Emerson S ; ZHAI, Jun</creatorcontrib><description>A semiconductor device package is described that includes a power consuming device (such as an SOC device). The power consuming device (120) may include one or more current consuming elements. A passive device (100) may be coupled (110) to the power consuming device. The passive device includes a plurality of passive elements formed on a semiconductor substrate. The passive elements are arranged in an array of structures (102) on the semiconductor substrate. The power consuming device and the passive device are coupled using one or more terminals (110). The passive device and power consuming device coupling may be configured in such a way that the power consuming device determines functionally the way the passive device elements will be used.</description><language>eng ; fre ; ger</language><subject>BASIC ELECTRIC ELEMENTS ; CAPACITORS ; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES ORLIGHT-SENSITIVE DEVICES, OF THE ELECTROLYTIC TYPE ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20220601&DB=EPODOC&CC=EP&NR=4006972A2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20220601&DB=EPODOC&CC=EP&NR=4006972A2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SEARLES, Shawn</creatorcontrib><creatorcontrib>ZERBE, Jared L</creatorcontrib><creatorcontrib>FANG, Emerson S</creatorcontrib><creatorcontrib>ZHAI, Jun</creatorcontrib><title>MULTI-DIE FINE GRAIN INTEGRATED VOLTAGE REGULATION</title><description>A semiconductor device package is described that includes a power consuming device (such as an SOC device). The power consuming device (120) may include one or more current consuming elements. A passive device (100) may be coupled (110) to the power consuming device. The passive device includes a plurality of passive elements formed on a semiconductor substrate. The passive elements are arranged in an array of structures (102) on the semiconductor substrate. The power consuming device and the passive device are coupled using one or more terminals (110). The passive device and power consuming device coupling may be configured in such a way that the power consuming device determines functionally the way the passive device elements will be used.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CAPACITORS</subject><subject>CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES ORLIGHT-SENSITIVE DEVICES, OF THE ELECTROLYTIC TYPE</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDDyDfUJ8dR18XRVcPP0c1VwD3L09FPw9AtxBbJCXF0Uwvx9QhzdXRWCXN1DfRxDPP39eBhY0xJzilN5oTQ3g4Kba4izh25qQX58anFBYnJqXmpJvGuAiYGBmaW5kaORMRFKACfmJms</recordid><startdate>20220601</startdate><enddate>20220601</enddate><creator>SEARLES, Shawn</creator><creator>ZERBE, Jared L</creator><creator>FANG, Emerson S</creator><creator>ZHAI, Jun</creator><scope>EVB</scope></search><sort><creationdate>20220601</creationdate><title>MULTI-DIE FINE GRAIN INTEGRATED VOLTAGE REGULATION</title><author>SEARLES, Shawn ; ZERBE, Jared L ; FANG, Emerson S ; ZHAI, Jun</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP4006972A23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2022</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CAPACITORS</topic><topic>CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES ORLIGHT-SENSITIVE DEVICES, OF THE ELECTROLYTIC TYPE</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>SEARLES, Shawn</creatorcontrib><creatorcontrib>ZERBE, Jared L</creatorcontrib><creatorcontrib>FANG, Emerson S</creatorcontrib><creatorcontrib>ZHAI, Jun</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SEARLES, Shawn</au><au>ZERBE, Jared L</au><au>FANG, Emerson S</au><au>ZHAI, Jun</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MULTI-DIE FINE GRAIN INTEGRATED VOLTAGE REGULATION</title><date>2022-06-01</date><risdate>2022</risdate><abstract>A semiconductor device package is described that includes a power consuming device (such as an SOC device). The power consuming device (120) may include one or more current consuming elements. A passive device (100) may be coupled (110) to the power consuming device. The passive device includes a plurality of passive elements formed on a semiconductor substrate. The passive elements are arranged in an array of structures (102) on the semiconductor substrate. The power consuming device and the passive device are coupled using one or more terminals (110). The passive device and power consuming device coupling may be configured in such a way that the power consuming device determines functionally the way the passive device elements will be used.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng ; fre ; ger |
recordid | cdi_epo_espacenet_EP4006972A2 |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS CAPACITORS CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES ORLIGHT-SENSITIVE DEVICES, OF THE ELECTROLYTIC TYPE ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | MULTI-DIE FINE GRAIN INTEGRATED VOLTAGE REGULATION |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-03T17%3A48%3A24IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SEARLES,%20Shawn&rft.date=2022-06-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP4006972A2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |