IDENTIFYING TEST COVERAGE GAPS FOR INTEGRATED CIRCUIT DESIGNS BASED ON NODE TESTABILITY AND PHYSICAL DESIGN DATA
Test coverage for a circuit design may be determined by obtaining node testability data and physical location data for each node of a plurality of nodes in the circuit design. A determination is made that one or more low test coverage areas within the circuit design include untested nodes based on t...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng ; fre ; ger |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | NARULA, Kapil JINDAL, Anurag LIANG, Hongkun KALYAN, Rahul |
| description | Test coverage for a circuit design may be determined by obtaining node testability data and physical location data for each node of a plurality of nodes in the circuit design. A determination is made that one or more low test coverage areas within the circuit design include untested nodes based on the node testability data and the physical location data of each node of the plurality of nodes. Test coverage data is generated for the circuit design including at least an identification of the one or more low test coverage areas. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP3992837A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP3992837A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP3992837A13</originalsourceid><addsrcrecordid>eNqNi0EKwjAQAHvxIOof9gMeNAftcZts04WyKckq9FSKxJNoof4fRfoATwPDzLqY2JEo1z2LB6WkYMOVInoCj12COkRgUfIRlRxYjvbCCo4Se0lQYfraICDB0e_HilvWHlAcdE2f2GK75OBQcVus7uNjzruFmwJqUtvs8_Qa8jyNt_zM74E6U5bHsznhwfyRfABUxzdE</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>IDENTIFYING TEST COVERAGE GAPS FOR INTEGRATED CIRCUIT DESIGNS BASED ON NODE TESTABILITY AND PHYSICAL DESIGN DATA</title><source>esp@cenet</source><creator>NARULA, Kapil ; JINDAL, Anurag ; LIANG, Hongkun ; KALYAN, Rahul</creator><creatorcontrib>NARULA, Kapil ; JINDAL, Anurag ; LIANG, Hongkun ; KALYAN, Rahul</creatorcontrib><description>Test coverage for a circuit design may be determined by obtaining node testability data and physical location data for each node of a plurality of nodes in the circuit design. A determination is made that one or more low test coverage areas within the circuit design include untested nodes based on the node testability data and the physical location data of each node of the plurality of nodes. Test coverage data is generated for the circuit design including at least an identification of the one or more low test coverage areas.</description><language>eng ; fre ; ger</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; MEASURING ; MEASURING ELECTRIC VARIABLES ; MEASURING MAGNETIC VARIABLES ; PHYSICS ; TESTING</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20220504&DB=EPODOC&CC=EP&NR=3992837A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20220504&DB=EPODOC&CC=EP&NR=3992837A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>NARULA, Kapil</creatorcontrib><creatorcontrib>JINDAL, Anurag</creatorcontrib><creatorcontrib>LIANG, Hongkun</creatorcontrib><creatorcontrib>KALYAN, Rahul</creatorcontrib><title>IDENTIFYING TEST COVERAGE GAPS FOR INTEGRATED CIRCUIT DESIGNS BASED ON NODE TESTABILITY AND PHYSICAL DESIGN DATA</title><description>Test coverage for a circuit design may be determined by obtaining node testability data and physical location data for each node of a plurality of nodes in the circuit design. A determination is made that one or more low test coverage areas within the circuit design include untested nodes based on the node testability data and the physical location data of each node of the plurality of nodes. Test coverage data is generated for the circuit design including at least an identification of the one or more low test coverage areas.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>MEASURING</subject><subject>MEASURING ELECTRIC VARIABLES</subject><subject>MEASURING MAGNETIC VARIABLES</subject><subject>PHYSICS</subject><subject>TESTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNi0EKwjAQAHvxIOof9gMeNAftcZts04WyKckq9FSKxJNoof4fRfoATwPDzLqY2JEo1z2LB6WkYMOVInoCj12COkRgUfIRlRxYjvbCCo4Se0lQYfraICDB0e_HilvWHlAcdE2f2GK75OBQcVus7uNjzruFmwJqUtvs8_Qa8jyNt_zM74E6U5bHsznhwfyRfABUxzdE</recordid><startdate>20220504</startdate><enddate>20220504</enddate><creator>NARULA, Kapil</creator><creator>JINDAL, Anurag</creator><creator>LIANG, Hongkun</creator><creator>KALYAN, Rahul</creator><scope>EVB</scope></search><sort><creationdate>20220504</creationdate><title>IDENTIFYING TEST COVERAGE GAPS FOR INTEGRATED CIRCUIT DESIGNS BASED ON NODE TESTABILITY AND PHYSICAL DESIGN DATA</title><author>NARULA, Kapil ; JINDAL, Anurag ; LIANG, Hongkun ; KALYAN, Rahul</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP3992837A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2022</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>MEASURING</topic><topic>MEASURING ELECTRIC VARIABLES</topic><topic>MEASURING MAGNETIC VARIABLES</topic><topic>PHYSICS</topic><topic>TESTING</topic><toplevel>online_resources</toplevel><creatorcontrib>NARULA, Kapil</creatorcontrib><creatorcontrib>JINDAL, Anurag</creatorcontrib><creatorcontrib>LIANG, Hongkun</creatorcontrib><creatorcontrib>KALYAN, Rahul</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>NARULA, Kapil</au><au>JINDAL, Anurag</au><au>LIANG, Hongkun</au><au>KALYAN, Rahul</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>IDENTIFYING TEST COVERAGE GAPS FOR INTEGRATED CIRCUIT DESIGNS BASED ON NODE TESTABILITY AND PHYSICAL DESIGN DATA</title><date>2022-05-04</date><risdate>2022</risdate><abstract>Test coverage for a circuit design may be determined by obtaining node testability data and physical location data for each node of a plurality of nodes in the circuit design. A determination is made that one or more low test coverage areas within the circuit design include untested nodes based on the node testability data and the physical location data of each node of the plurality of nodes. Test coverage data is generated for the circuit design including at least an identification of the one or more low test coverage areas.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng ; fre ; ger |
| recordid | cdi_epo_espacenet_EP3992837A1 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING MEASURING MEASURING ELECTRIC VARIABLES MEASURING MAGNETIC VARIABLES PHYSICS TESTING |
| title | IDENTIFYING TEST COVERAGE GAPS FOR INTEGRATED CIRCUIT DESIGNS BASED ON NODE TESTABILITY AND PHYSICAL DESIGN DATA |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-03T09%3A56%3A24IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=NARULA,%20Kapil&rft.date=2022-05-04&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP3992837A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |