COMPUTE OPTIMIZATION MECHANISM FOR DEEP NEURAL NETWORKS

The present disclosure provides a graphics processing unit comprising one or more multiprocessors, at least one of the one or more multiprocessors including a register file to store a plurality of different types of operands and a plurality of processing units, including a first set of execution uni...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Galoppo von Borries, Nicolas, Satish, Nadathur Rajagopalan, Ashbaugh, Ben J, Akhbari, Farshad, Ray, Joydeep, Srinivasa, Narayan, Maiyuran, Subramaniam, Schluessler, Travis T, Feit, John H, Gottschlich, Justin E, Boles, Jeffery S, Vaidyanathan, Karthik, Surti, Prasoonkumar, Nurvitadhi, Eriko, Burke, Devan, Hurd, Linda L, Appu, Abhishek R, Chen, Feng, Baghsorkhi, Sara S, Lake, Adam T, Lin, Tsung-Han, Fu, Wenyin, Koker, Altug, Kim, Dukhwan, Sinha, Kamal, Vembu, Balaji, Barik, Rajkishore, Mastronarde, Josh B
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Galoppo von Borries, Nicolas
Satish, Nadathur Rajagopalan
Ashbaugh, Ben J
Akhbari, Farshad
Ray, Joydeep
Srinivasa, Narayan
Maiyuran, Subramaniam
Schluessler, Travis T
Feit, John H
Gottschlich, Justin E
Boles, Jeffery S
Vaidyanathan, Karthik
Surti, Prasoonkumar
Nurvitadhi, Eriko
Burke, Devan
Hurd, Linda L
Appu, Abhishek R
Chen, Feng
Baghsorkhi, Sara S
Lake, Adam T
Lin, Tsung-Han
Fu, Wenyin
Koker, Altug
Kim, Dukhwan
Sinha, Kamal
Vembu, Balaji
Barik, Rajkishore
Mastronarde, Josh B
description The present disclosure provides a graphics processing unit comprising one or more multiprocessors, at least one of the one or more multiprocessors including a register file to store a plurality of different types of operands and a plurality of processing units, including a first set of execution units of a first type to process matrix instructions on a first set of operands stored in a first set of registers of the register file, wherein the first set of operands including one or more 64-bit operands and a second set of execution units of a second type, the second set of execution units being different from the first set of execution units, the second set of execution units to perform general purpose graphics processing unit, GPGPU, instructions on a second set of operands stored in a second set of registers of the register file.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP3964958A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP3964958A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP3964958A13</originalsourceid><addsrcrecordid>eNrjZDB39vcNCA1xVfAPCPH09YxyDPH091PwdXX2cPTzDPZVcPMPUnBxdQ1Q8HMNDXL0AVIh4f5B3sE8DKxpiTnFqbxQmptBwc01xNlDN7UgPz61uCAxOTUvtSTeNcDY0szE0tTC0dCYCCUAGL8oQA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>COMPUTE OPTIMIZATION MECHANISM FOR DEEP NEURAL NETWORKS</title><source>esp@cenet</source><creator>Galoppo von Borries, Nicolas ; Satish, Nadathur Rajagopalan ; Ashbaugh, Ben J ; Akhbari, Farshad ; Ray, Joydeep ; Srinivasa, Narayan ; Maiyuran, Subramaniam ; Schluessler, Travis T ; Feit, John H ; Gottschlich, Justin E ; Boles, Jeffery S ; Vaidyanathan, Karthik ; Surti, Prasoonkumar ; Nurvitadhi, Eriko ; Burke, Devan ; Hurd, Linda L ; Appu, Abhishek R ; Chen, Feng ; Baghsorkhi, Sara S ; Lake, Adam T ; Lin, Tsung-Han ; Fu, Wenyin ; Koker, Altug ; Kim, Dukhwan ; Sinha, Kamal ; Vembu, Balaji ; Barik, Rajkishore ; Mastronarde, Josh B</creator><creatorcontrib>Galoppo von Borries, Nicolas ; Satish, Nadathur Rajagopalan ; Ashbaugh, Ben J ; Akhbari, Farshad ; Ray, Joydeep ; Srinivasa, Narayan ; Maiyuran, Subramaniam ; Schluessler, Travis T ; Feit, John H ; Gottschlich, Justin E ; Boles, Jeffery S ; Vaidyanathan, Karthik ; Surti, Prasoonkumar ; Nurvitadhi, Eriko ; Burke, Devan ; Hurd, Linda L ; Appu, Abhishek R ; Chen, Feng ; Baghsorkhi, Sara S ; Lake, Adam T ; Lin, Tsung-Han ; Fu, Wenyin ; Koker, Altug ; Kim, Dukhwan ; Sinha, Kamal ; Vembu, Balaji ; Barik, Rajkishore ; Mastronarde, Josh B</creatorcontrib><description>The present disclosure provides a graphics processing unit comprising one or more multiprocessors, at least one of the one or more multiprocessors including a register file to store a plurality of different types of operands and a plurality of processing units, including a first set of execution units of a first type to process matrix instructions on a first set of operands stored in a first set of registers of the register file, wherein the first set of operands including one or more 64-bit operands and a second set of execution units of a second type, the second set of execution units being different from the first set of execution units, the second set of execution units to perform general purpose graphics processing unit, GPGPU, instructions on a second set of operands stored in a second set of registers of the register file.</description><language>eng ; fre ; ger</language><subject>CALCULATING ; COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; IMAGE DATA PROCESSING OR GENERATION, IN GENERAL ; PHYSICS</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220309&amp;DB=EPODOC&amp;CC=EP&amp;NR=3964958A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220309&amp;DB=EPODOC&amp;CC=EP&amp;NR=3964958A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Galoppo von Borries, Nicolas</creatorcontrib><creatorcontrib>Satish, Nadathur Rajagopalan</creatorcontrib><creatorcontrib>Ashbaugh, Ben J</creatorcontrib><creatorcontrib>Akhbari, Farshad</creatorcontrib><creatorcontrib>Ray, Joydeep</creatorcontrib><creatorcontrib>Srinivasa, Narayan</creatorcontrib><creatorcontrib>Maiyuran, Subramaniam</creatorcontrib><creatorcontrib>Schluessler, Travis T</creatorcontrib><creatorcontrib>Feit, John H</creatorcontrib><creatorcontrib>Gottschlich, Justin E</creatorcontrib><creatorcontrib>Boles, Jeffery S</creatorcontrib><creatorcontrib>Vaidyanathan, Karthik</creatorcontrib><creatorcontrib>Surti, Prasoonkumar</creatorcontrib><creatorcontrib>Nurvitadhi, Eriko</creatorcontrib><creatorcontrib>Burke, Devan</creatorcontrib><creatorcontrib>Hurd, Linda L</creatorcontrib><creatorcontrib>Appu, Abhishek R</creatorcontrib><creatorcontrib>Chen, Feng</creatorcontrib><creatorcontrib>Baghsorkhi, Sara S</creatorcontrib><creatorcontrib>Lake, Adam T</creatorcontrib><creatorcontrib>Lin, Tsung-Han</creatorcontrib><creatorcontrib>Fu, Wenyin</creatorcontrib><creatorcontrib>Koker, Altug</creatorcontrib><creatorcontrib>Kim, Dukhwan</creatorcontrib><creatorcontrib>Sinha, Kamal</creatorcontrib><creatorcontrib>Vembu, Balaji</creatorcontrib><creatorcontrib>Barik, Rajkishore</creatorcontrib><creatorcontrib>Mastronarde, Josh B</creatorcontrib><title>COMPUTE OPTIMIZATION MECHANISM FOR DEEP NEURAL NETWORKS</title><description>The present disclosure provides a graphics processing unit comprising one or more multiprocessors, at least one of the one or more multiprocessors including a register file to store a plurality of different types of operands and a plurality of processing units, including a first set of execution units of a first type to process matrix instructions on a first set of operands stored in a first set of registers of the register file, wherein the first set of operands including one or more 64-bit operands and a second set of execution units of a second type, the second set of execution units being different from the first set of execution units, the second set of execution units to perform general purpose graphics processing unit, GPGPU, instructions on a second set of operands stored in a second set of registers of the register file.</description><subject>CALCULATING</subject><subject>COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>IMAGE DATA PROCESSING OR GENERATION, IN GENERAL</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDB39vcNCA1xVfAPCPH09YxyDPH091PwdXX2cPTzDPZVcPMPUnBxdQ1Q8HMNDXL0AVIh4f5B3sE8DKxpiTnFqbxQmptBwc01xNlDN7UgPz61uCAxOTUvtSTeNcDY0szE0tTC0dCYCCUAGL8oQA</recordid><startdate>20220309</startdate><enddate>20220309</enddate><creator>Galoppo von Borries, Nicolas</creator><creator>Satish, Nadathur Rajagopalan</creator><creator>Ashbaugh, Ben J</creator><creator>Akhbari, Farshad</creator><creator>Ray, Joydeep</creator><creator>Srinivasa, Narayan</creator><creator>Maiyuran, Subramaniam</creator><creator>Schluessler, Travis T</creator><creator>Feit, John H</creator><creator>Gottschlich, Justin E</creator><creator>Boles, Jeffery S</creator><creator>Vaidyanathan, Karthik</creator><creator>Surti, Prasoonkumar</creator><creator>Nurvitadhi, Eriko</creator><creator>Burke, Devan</creator><creator>Hurd, Linda L</creator><creator>Appu, Abhishek R</creator><creator>Chen, Feng</creator><creator>Baghsorkhi, Sara S</creator><creator>Lake, Adam T</creator><creator>Lin, Tsung-Han</creator><creator>Fu, Wenyin</creator><creator>Koker, Altug</creator><creator>Kim, Dukhwan</creator><creator>Sinha, Kamal</creator><creator>Vembu, Balaji</creator><creator>Barik, Rajkishore</creator><creator>Mastronarde, Josh B</creator><scope>EVB</scope></search><sort><creationdate>20220309</creationdate><title>COMPUTE OPTIMIZATION MECHANISM FOR DEEP NEURAL NETWORKS</title><author>Galoppo von Borries, Nicolas ; Satish, Nadathur Rajagopalan ; Ashbaugh, Ben J ; Akhbari, Farshad ; Ray, Joydeep ; Srinivasa, Narayan ; Maiyuran, Subramaniam ; Schluessler, Travis T ; Feit, John H ; Gottschlich, Justin E ; Boles, Jeffery S ; Vaidyanathan, Karthik ; Surti, Prasoonkumar ; Nurvitadhi, Eriko ; Burke, Devan ; Hurd, Linda L ; Appu, Abhishek R ; Chen, Feng ; Baghsorkhi, Sara S ; Lake, Adam T ; Lin, Tsung-Han ; Fu, Wenyin ; Koker, Altug ; Kim, Dukhwan ; Sinha, Kamal ; Vembu, Balaji ; Barik, Rajkishore ; Mastronarde, Josh B</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP3964958A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2022</creationdate><topic>CALCULATING</topic><topic>COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>IMAGE DATA PROCESSING OR GENERATION, IN GENERAL</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Galoppo von Borries, Nicolas</creatorcontrib><creatorcontrib>Satish, Nadathur Rajagopalan</creatorcontrib><creatorcontrib>Ashbaugh, Ben J</creatorcontrib><creatorcontrib>Akhbari, Farshad</creatorcontrib><creatorcontrib>Ray, Joydeep</creatorcontrib><creatorcontrib>Srinivasa, Narayan</creatorcontrib><creatorcontrib>Maiyuran, Subramaniam</creatorcontrib><creatorcontrib>Schluessler, Travis T</creatorcontrib><creatorcontrib>Feit, John H</creatorcontrib><creatorcontrib>Gottschlich, Justin E</creatorcontrib><creatorcontrib>Boles, Jeffery S</creatorcontrib><creatorcontrib>Vaidyanathan, Karthik</creatorcontrib><creatorcontrib>Surti, Prasoonkumar</creatorcontrib><creatorcontrib>Nurvitadhi, Eriko</creatorcontrib><creatorcontrib>Burke, Devan</creatorcontrib><creatorcontrib>Hurd, Linda L</creatorcontrib><creatorcontrib>Appu, Abhishek R</creatorcontrib><creatorcontrib>Chen, Feng</creatorcontrib><creatorcontrib>Baghsorkhi, Sara S</creatorcontrib><creatorcontrib>Lake, Adam T</creatorcontrib><creatorcontrib>Lin, Tsung-Han</creatorcontrib><creatorcontrib>Fu, Wenyin</creatorcontrib><creatorcontrib>Koker, Altug</creatorcontrib><creatorcontrib>Kim, Dukhwan</creatorcontrib><creatorcontrib>Sinha, Kamal</creatorcontrib><creatorcontrib>Vembu, Balaji</creatorcontrib><creatorcontrib>Barik, Rajkishore</creatorcontrib><creatorcontrib>Mastronarde, Josh B</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Galoppo von Borries, Nicolas</au><au>Satish, Nadathur Rajagopalan</au><au>Ashbaugh, Ben J</au><au>Akhbari, Farshad</au><au>Ray, Joydeep</au><au>Srinivasa, Narayan</au><au>Maiyuran, Subramaniam</au><au>Schluessler, Travis T</au><au>Feit, John H</au><au>Gottschlich, Justin E</au><au>Boles, Jeffery S</au><au>Vaidyanathan, Karthik</au><au>Surti, Prasoonkumar</au><au>Nurvitadhi, Eriko</au><au>Burke, Devan</au><au>Hurd, Linda L</au><au>Appu, Abhishek R</au><au>Chen, Feng</au><au>Baghsorkhi, Sara S</au><au>Lake, Adam T</au><au>Lin, Tsung-Han</au><au>Fu, Wenyin</au><au>Koker, Altug</au><au>Kim, Dukhwan</au><au>Sinha, Kamal</au><au>Vembu, Balaji</au><au>Barik, Rajkishore</au><au>Mastronarde, Josh B</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>COMPUTE OPTIMIZATION MECHANISM FOR DEEP NEURAL NETWORKS</title><date>2022-03-09</date><risdate>2022</risdate><abstract>The present disclosure provides a graphics processing unit comprising one or more multiprocessors, at least one of the one or more multiprocessors including a register file to store a plurality of different types of operands and a plurality of processing units, including a first set of execution units of a first type to process matrix instructions on a first set of operands stored in a first set of registers of the register file, wherein the first set of operands including one or more 64-bit operands and a second set of execution units of a second type, the second set of execution units being different from the first set of execution units, the second set of execution units to perform general purpose graphics processing unit, GPGPU, instructions on a second set of operands stored in a second set of registers of the register file.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre ; ger
recordid cdi_epo_espacenet_EP3964958A1
source esp@cenet
subjects CALCULATING
COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
PHYSICS
title COMPUTE OPTIMIZATION MECHANISM FOR DEEP NEURAL NETWORKS
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-10T23%3A20%3A30IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Galoppo%20von%20Borries,%20Nicolas&rft.date=2022-03-09&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP3964958A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true