LOGICAL ROUTER COMPRISING DISAGGREGATED NETWORK ELEMENTS
A logical router includes disaggregated network elements that function as a single router and that are not coupled to a common backplane. The logical router includes spine elements and leaf elements implementing a network fabric with front panel ports being defined by leaf elements. Control plane el...
Gespeichert in:
| Hauptverfasser: | , , , , , , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng ; fre ; ger |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | ARIES, Ebben GURUSAMY, Rajkumar RAJARAMAN, Kalyani BUSH, Randall RAGUKUMAR, Vikram PAI, Nalinaksh PITCHAI, Sridhar SHANKER, Ashutosh PATEL, Keyur AUSTEIN, Robert KUMAR, Lalit |
| description | A logical router includes disaggregated network elements that function as a single router and that are not coupled to a common backplane. The logical router includes spine elements and leaf elements implementing a network fabric with front panel ports being defined by leaf elements. Control plane elements program the spine units and leaf to function a logical router. The control plane may define operating system interfaces mapped to front panel ports of the leaf elements and referenced by tags associated with packets traversing the logical router. Redundancy and checkpoints may be implemented for a route database implemented by the control plane elements. The logical router may include a standalone fabric and may implement label tables that are used to label packets according to egress port and path through the fabric. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP3887962A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP3887962A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP3887962A13</originalsourceid><addsrcrecordid>eNrjZLDw8Xf3dHb0UQjyDw1xDVJw9vcNCPIM9vRzV3DxDHZ0dw9ydXcMcXVR8HMNCfcP8lZw9XH1dfULCeZhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfGuAcYWFuaWZkaOhsZEKAEAPSMohg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>LOGICAL ROUTER COMPRISING DISAGGREGATED NETWORK ELEMENTS</title><source>esp@cenet</source><creator>ARIES, Ebben ; GURUSAMY, Rajkumar ; RAJARAMAN, Kalyani ; BUSH, Randall ; RAGUKUMAR, Vikram ; PAI, Nalinaksh ; PITCHAI, Sridhar ; SHANKER, Ashutosh ; PATEL, Keyur ; AUSTEIN, Robert ; KUMAR, Lalit</creator><creatorcontrib>ARIES, Ebben ; GURUSAMY, Rajkumar ; RAJARAMAN, Kalyani ; BUSH, Randall ; RAGUKUMAR, Vikram ; PAI, Nalinaksh ; PITCHAI, Sridhar ; SHANKER, Ashutosh ; PATEL, Keyur ; AUSTEIN, Robert ; KUMAR, Lalit</creatorcontrib><description>A logical router includes disaggregated network elements that function as a single router and that are not coupled to a common backplane. The logical router includes spine elements and leaf elements implementing a network fabric with front panel ports being defined by leaf elements. Control plane elements program the spine units and leaf to function a logical router. The control plane may define operating system interfaces mapped to front panel ports of the leaf elements and referenced by tags associated with packets traversing the logical router. Redundancy and checkpoints may be implemented for a route database implemented by the control plane elements. The logical router may include a standalone fabric and may implement label tables that are used to label packets according to egress port and path through the fabric.</description><language>eng ; fre ; ger</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRICITY ; PHYSICS ; SELECTING ; TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION ; WIRELESS COMMUNICATIONS NETWORKS</subject><creationdate>2021</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20211006&DB=EPODOC&CC=EP&NR=3887962A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25562,76317</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20211006&DB=EPODOC&CC=EP&NR=3887962A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>ARIES, Ebben</creatorcontrib><creatorcontrib>GURUSAMY, Rajkumar</creatorcontrib><creatorcontrib>RAJARAMAN, Kalyani</creatorcontrib><creatorcontrib>BUSH, Randall</creatorcontrib><creatorcontrib>RAGUKUMAR, Vikram</creatorcontrib><creatorcontrib>PAI, Nalinaksh</creatorcontrib><creatorcontrib>PITCHAI, Sridhar</creatorcontrib><creatorcontrib>SHANKER, Ashutosh</creatorcontrib><creatorcontrib>PATEL, Keyur</creatorcontrib><creatorcontrib>AUSTEIN, Robert</creatorcontrib><creatorcontrib>KUMAR, Lalit</creatorcontrib><title>LOGICAL ROUTER COMPRISING DISAGGREGATED NETWORK ELEMENTS</title><description>A logical router includes disaggregated network elements that function as a single router and that are not coupled to a common backplane. The logical router includes spine elements and leaf elements implementing a network fabric with front panel ports being defined by leaf elements. Control plane elements program the spine units and leaf to function a logical router. The control plane may define operating system interfaces mapped to front panel ports of the leaf elements and referenced by tags associated with packets traversing the logical router. Redundancy and checkpoints may be implemented for a route database implemented by the control plane elements. The logical router may include a standalone fabric and may implement label tables that are used to label packets according to egress port and path through the fabric.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><subject>SELECTING</subject><subject>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><subject>WIRELESS COMMUNICATIONS NETWORKS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2021</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLDw8Xf3dHb0UQjyDw1xDVJw9vcNCPIM9vRzV3DxDHZ0dw9ydXcMcXVR8HMNCfcP8lZw9XH1dfULCeZhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfGuAcYWFuaWZkaOhsZEKAEAPSMohg</recordid><startdate>20211006</startdate><enddate>20211006</enddate><creator>ARIES, Ebben</creator><creator>GURUSAMY, Rajkumar</creator><creator>RAJARAMAN, Kalyani</creator><creator>BUSH, Randall</creator><creator>RAGUKUMAR, Vikram</creator><creator>PAI, Nalinaksh</creator><creator>PITCHAI, Sridhar</creator><creator>SHANKER, Ashutosh</creator><creator>PATEL, Keyur</creator><creator>AUSTEIN, Robert</creator><creator>KUMAR, Lalit</creator><scope>EVB</scope></search><sort><creationdate>20211006</creationdate><title>LOGICAL ROUTER COMPRISING DISAGGREGATED NETWORK ELEMENTS</title><author>ARIES, Ebben ; GURUSAMY, Rajkumar ; RAJARAMAN, Kalyani ; BUSH, Randall ; RAGUKUMAR, Vikram ; PAI, Nalinaksh ; PITCHAI, Sridhar ; SHANKER, Ashutosh ; PATEL, Keyur ; AUSTEIN, Robert ; KUMAR, Lalit</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP3887962A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2021</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><topic>SELECTING</topic><topic>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</topic><topic>WIRELESS COMMUNICATIONS NETWORKS</topic><toplevel>online_resources</toplevel><creatorcontrib>ARIES, Ebben</creatorcontrib><creatorcontrib>GURUSAMY, Rajkumar</creatorcontrib><creatorcontrib>RAJARAMAN, Kalyani</creatorcontrib><creatorcontrib>BUSH, Randall</creatorcontrib><creatorcontrib>RAGUKUMAR, Vikram</creatorcontrib><creatorcontrib>PAI, Nalinaksh</creatorcontrib><creatorcontrib>PITCHAI, Sridhar</creatorcontrib><creatorcontrib>SHANKER, Ashutosh</creatorcontrib><creatorcontrib>PATEL, Keyur</creatorcontrib><creatorcontrib>AUSTEIN, Robert</creatorcontrib><creatorcontrib>KUMAR, Lalit</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>ARIES, Ebben</au><au>GURUSAMY, Rajkumar</au><au>RAJARAMAN, Kalyani</au><au>BUSH, Randall</au><au>RAGUKUMAR, Vikram</au><au>PAI, Nalinaksh</au><au>PITCHAI, Sridhar</au><au>SHANKER, Ashutosh</au><au>PATEL, Keyur</au><au>AUSTEIN, Robert</au><au>KUMAR, Lalit</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>LOGICAL ROUTER COMPRISING DISAGGREGATED NETWORK ELEMENTS</title><date>2021-10-06</date><risdate>2021</risdate><abstract>A logical router includes disaggregated network elements that function as a single router and that are not coupled to a common backplane. The logical router includes spine elements and leaf elements implementing a network fabric with front panel ports being defined by leaf elements. Control plane elements program the spine units and leaf to function a logical router. The control plane may define operating system interfaces mapped to front panel ports of the leaf elements and referenced by tags associated with packets traversing the logical router. Redundancy and checkpoints may be implemented for a route database implemented by the control plane elements. The logical router may include a standalone fabric and may implement label tables that are used to label packets according to egress port and path through the fabric.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng ; fre ; ger |
| recordid | cdi_epo_espacenet_EP3887962A1 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC COMMUNICATION TECHNIQUE ELECTRIC DIGITAL DATA PROCESSING ELECTRICITY PHYSICS SELECTING TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION WIRELESS COMMUNICATIONS NETWORKS |
| title | LOGICAL ROUTER COMPRISING DISAGGREGATED NETWORK ELEMENTS |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-14T13%3A42%3A31IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=ARIES,%20Ebben&rft.date=2021-10-06&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP3887962A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |