SYSTEM AND METHOD FOR POWER SUPPLY VOLTAGE SCALING FOR SECURE EMBEDDED SYSTEMS

A system-on-a-chip (SoC) is designed to operate within optimal voltage and frequency ranges. If an SoC is provided power outside of the optimal voltage range, the SoC can be placed in a high-stress state, exposing the chip to a security attack. Embodiments of the present systems and method limit the...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Clairet, Maxime, Turpin, Pierre, El Sherif, Alaa Eldin Y, Meunier, Jean-Philippe
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Clairet, Maxime
Turpin, Pierre
El Sherif, Alaa Eldin Y
Meunier, Jean-Philippe
description A system-on-a-chip (SoC) is designed to operate within optimal voltage and frequency ranges. If an SoC is provided power outside of the optimal voltage range, the SoC can be placed in a high-stress state, exposing the chip to a security attack. Embodiments of the present systems and method limit the minimum and maximum voltage supplied to an SoC from a power management integrated circuit (PMIC). Embodiments can also track a number of requests to provide power outside of the optimal range and can signal a warning of repeated attempts to take an SoC outside of the SoC's optimal range, which may be indicative of a malicious attack on the system.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP3882742A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP3882742A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP3882742A13</originalsourceid><addsrcrecordid>eNrjZPALjgwOcfVVcPRzUfB1DfHwd1Fw8w9SCPAPdw1SCA4NCPCJVAjz9wlxdHdVCHZ29PH0cwcrCHZ1Dg1yVXD1dXJ1cXF1UYAYE8zDwJqWmFOcyguluRkU3FxDnD10Uwvy41OLCxKTU_NSS-JdA4wtLIzMTYwcDY2JUAIAyZQuPg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SYSTEM AND METHOD FOR POWER SUPPLY VOLTAGE SCALING FOR SECURE EMBEDDED SYSTEMS</title><source>esp@cenet</source><creator>Clairet, Maxime ; Turpin, Pierre ; El Sherif, Alaa Eldin Y ; Meunier, Jean-Philippe</creator><creatorcontrib>Clairet, Maxime ; Turpin, Pierre ; El Sherif, Alaa Eldin Y ; Meunier, Jean-Philippe</creatorcontrib><description>A system-on-a-chip (SoC) is designed to operate within optimal voltage and frequency ranges. If an SoC is provided power outside of the optimal voltage range, the SoC can be placed in a high-stress state, exposing the chip to a security attack. Embodiments of the present systems and method limit the minimum and maximum voltage supplied to an SoC from a power management integrated circuit (PMIC). Embodiments can also track a number of requests to provide power outside of the optimal range and can signal a warning of repeated attempts to take an SoC outside of the SoC's optimal range, which may be indicative of a malicious attack on the system.</description><language>eng ; fre ; ger</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2021</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20210922&amp;DB=EPODOC&amp;CC=EP&amp;NR=3882742A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20210922&amp;DB=EPODOC&amp;CC=EP&amp;NR=3882742A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Clairet, Maxime</creatorcontrib><creatorcontrib>Turpin, Pierre</creatorcontrib><creatorcontrib>El Sherif, Alaa Eldin Y</creatorcontrib><creatorcontrib>Meunier, Jean-Philippe</creatorcontrib><title>SYSTEM AND METHOD FOR POWER SUPPLY VOLTAGE SCALING FOR SECURE EMBEDDED SYSTEMS</title><description>A system-on-a-chip (SoC) is designed to operate within optimal voltage and frequency ranges. If an SoC is provided power outside of the optimal voltage range, the SoC can be placed in a high-stress state, exposing the chip to a security attack. Embodiments of the present systems and method limit the minimum and maximum voltage supplied to an SoC from a power management integrated circuit (PMIC). Embodiments can also track a number of requests to provide power outside of the optimal range and can signal a warning of repeated attempts to take an SoC outside of the SoC's optimal range, which may be indicative of a malicious attack on the system.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2021</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPALjgwOcfVVcPRzUfB1DfHwd1Fw8w9SCPAPdw1SCA4NCPCJVAjz9wlxdHdVCHZ29PH0cwcrCHZ1Dg1yVXD1dXJ1cXF1UYAYE8zDwJqWmFOcyguluRkU3FxDnD10Uwvy41OLCxKTU_NSS-JdA4wtLIzMTYwcDY2JUAIAyZQuPg</recordid><startdate>20210922</startdate><enddate>20210922</enddate><creator>Clairet, Maxime</creator><creator>Turpin, Pierre</creator><creator>El Sherif, Alaa Eldin Y</creator><creator>Meunier, Jean-Philippe</creator><scope>EVB</scope></search><sort><creationdate>20210922</creationdate><title>SYSTEM AND METHOD FOR POWER SUPPLY VOLTAGE SCALING FOR SECURE EMBEDDED SYSTEMS</title><author>Clairet, Maxime ; Turpin, Pierre ; El Sherif, Alaa Eldin Y ; Meunier, Jean-Philippe</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP3882742A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2021</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Clairet, Maxime</creatorcontrib><creatorcontrib>Turpin, Pierre</creatorcontrib><creatorcontrib>El Sherif, Alaa Eldin Y</creatorcontrib><creatorcontrib>Meunier, Jean-Philippe</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Clairet, Maxime</au><au>Turpin, Pierre</au><au>El Sherif, Alaa Eldin Y</au><au>Meunier, Jean-Philippe</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SYSTEM AND METHOD FOR POWER SUPPLY VOLTAGE SCALING FOR SECURE EMBEDDED SYSTEMS</title><date>2021-09-22</date><risdate>2021</risdate><abstract>A system-on-a-chip (SoC) is designed to operate within optimal voltage and frequency ranges. If an SoC is provided power outside of the optimal voltage range, the SoC can be placed in a high-stress state, exposing the chip to a security attack. Embodiments of the present systems and method limit the minimum and maximum voltage supplied to an SoC from a power management integrated circuit (PMIC). Embodiments can also track a number of requests to provide power outside of the optimal range and can signal a warning of repeated attempts to take an SoC outside of the SoC's optimal range, which may be indicative of a malicious attack on the system.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre ; ger
recordid cdi_epo_espacenet_EP3882742A1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title SYSTEM AND METHOD FOR POWER SUPPLY VOLTAGE SCALING FOR SECURE EMBEDDED SYSTEMS
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-28T21%3A49%3A52IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Clairet,%20Maxime&rft.date=2021-09-22&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP3882742A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true