KEY PROVISIONING SYSTEMS AND METHODS FOR PROGRAMMABLE LOGIC DEVICES

KEY PROVISIONING SYSTEMS AND METHODS FOR PROGRAMMABLE LOGIC DEVICES

Systems and methods for failure characterization of secure programmable logic devices (PLDs) are disclosed. An example system includes a secure PLD including programmable logic blocks (PLBs) arrangedin PLD fabric of the secure PLD, and a configuration engine configured to program the PLD fabric acco...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: HAN, Wei, ZHANG, Fulong, CHANDRA, Srirama (Shyam), HEGADE, Sreepada, COPLEN, Joel, SUN, Yu
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator HAN, Wei
ZHANG, Fulong
CHANDRA, Srirama (Shyam)
HEGADE, Sreepada
COPLEN, Joel
SUN, Yu
description Systems and methods for failure characterization of secure programmable logic devices (PLDs) are disclosed. An example system includes a secure PLD including programmable logic blocks (PLBs) arrangedin PLD fabric of the secure PLD, and a configuration engine configured to program the PLD fabric according to a configuration image stored in non-volatile memory (NVM) of the secure PLD and/or coupledthrough a configuration input/output (I/O) of the secure PLD. The secure PLD is configured to receive a failure characterization (FC) command from the PLD fabric or an external system coupled to thesecure PLD through the configuration I/O, and to execute the FC command to, at least in part, erase and/or nullify portions of the NVM. The secure PLD may also be configured to boot a debug configuration for the PLD fabric that identifies and/or characterizes operational failures of the secure PLD.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP3791305A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP3791305A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP3791305A13</originalsourceid><addsrcrecordid>eNrjZHD2do1UCAjyD_MM9vT38_RzVwiODA5x9Q1WcPRzUfB1DfHwdwlWcPMPAilyD3L09XV08nFV8PF393RWcHEN83R2DeZhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfGuAcbmlobGBqaOhsZEKAEA-UMrSg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>KEY PROVISIONING SYSTEMS AND METHODS FOR PROGRAMMABLE LOGIC DEVICES</title><source>esp@cenet</source><creator>HAN, Wei ; ZHANG, Fulong ; CHANDRA, Srirama (Shyam) ; HEGADE, Sreepada ; COPLEN, Joel ; SUN, Yu</creator><creatorcontrib>HAN, Wei ; ZHANG, Fulong ; CHANDRA, Srirama (Shyam) ; HEGADE, Sreepada ; COPLEN, Joel ; SUN, Yu</creatorcontrib><description>Systems and methods for failure characterization of secure programmable logic devices (PLDs) are disclosed. An example system includes a secure PLD including programmable logic blocks (PLBs) arrangedin PLD fabric of the secure PLD, and a configuration engine configured to program the PLD fabric according to a configuration image stored in non-volatile memory (NVM) of the secure PLD and/or coupledthrough a configuration input/output (I/O) of the secure PLD. The secure PLD is configured to receive a failure characterization (FC) command from the PLD fabric or an external system coupled to thesecure PLD through the configuration I/O, and to execute the FC command to, at least in part, erase and/or nullify portions of the NVM. The secure PLD may also be configured to boot a debug configuration for the PLD fabric that identifies and/or characterizes operational failures of the secure PLD.</description><language>eng ; fre ; ger</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2021</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20210317&amp;DB=EPODOC&amp;CC=EP&amp;NR=3791305A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76418</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20210317&amp;DB=EPODOC&amp;CC=EP&amp;NR=3791305A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>HAN, Wei</creatorcontrib><creatorcontrib>ZHANG, Fulong</creatorcontrib><creatorcontrib>CHANDRA, Srirama (Shyam)</creatorcontrib><creatorcontrib>HEGADE, Sreepada</creatorcontrib><creatorcontrib>COPLEN, Joel</creatorcontrib><creatorcontrib>SUN, Yu</creatorcontrib><title>KEY PROVISIONING SYSTEMS AND METHODS FOR PROGRAMMABLE LOGIC DEVICES</title><description>Systems and methods for failure characterization of secure programmable logic devices (PLDs) are disclosed. An example system includes a secure PLD including programmable logic blocks (PLBs) arrangedin PLD fabric of the secure PLD, and a configuration engine configured to program the PLD fabric according to a configuration image stored in non-volatile memory (NVM) of the secure PLD and/or coupledthrough a configuration input/output (I/O) of the secure PLD. The secure PLD is configured to receive a failure characterization (FC) command from the PLD fabric or an external system coupled to thesecure PLD through the configuration I/O, and to execute the FC command to, at least in part, erase and/or nullify portions of the NVM. The secure PLD may also be configured to boot a debug configuration for the PLD fabric that identifies and/or characterizes operational failures of the secure PLD.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2021</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHD2do1UCAjyD_MM9vT38_RzVwiODA5x9Q1WcPRzUfB1DfHwdwlWcPMPAilyD3L09XV08nFV8PF393RWcHEN83R2DeZhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfGuAcbmlobGBqaOhsZEKAEA-UMrSg</recordid><startdate>20210317</startdate><enddate>20210317</enddate><creator>HAN, Wei</creator><creator>ZHANG, Fulong</creator><creator>CHANDRA, Srirama (Shyam)</creator><creator>HEGADE, Sreepada</creator><creator>COPLEN, Joel</creator><creator>SUN, Yu</creator><scope>EVB</scope></search><sort><creationdate>20210317</creationdate><title>KEY PROVISIONING SYSTEMS AND METHODS FOR PROGRAMMABLE LOGIC DEVICES</title><author>HAN, Wei ; ZHANG, Fulong ; CHANDRA, Srirama (Shyam) ; HEGADE, Sreepada ; COPLEN, Joel ; SUN, Yu</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP3791305A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2021</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>HAN, Wei</creatorcontrib><creatorcontrib>ZHANG, Fulong</creatorcontrib><creatorcontrib>CHANDRA, Srirama (Shyam)</creatorcontrib><creatorcontrib>HEGADE, Sreepada</creatorcontrib><creatorcontrib>COPLEN, Joel</creatorcontrib><creatorcontrib>SUN, Yu</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>HAN, Wei</au><au>ZHANG, Fulong</au><au>CHANDRA, Srirama (Shyam)</au><au>HEGADE, Sreepada</au><au>COPLEN, Joel</au><au>SUN, Yu</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>KEY PROVISIONING SYSTEMS AND METHODS FOR PROGRAMMABLE LOGIC DEVICES</title><date>2021-03-17</date><risdate>2021</risdate><abstract>Systems and methods for failure characterization of secure programmable logic devices (PLDs) are disclosed. An example system includes a secure PLD including programmable logic blocks (PLBs) arrangedin PLD fabric of the secure PLD, and a configuration engine configured to program the PLD fabric according to a configuration image stored in non-volatile memory (NVM) of the secure PLD and/or coupledthrough a configuration input/output (I/O) of the secure PLD. The secure PLD is configured to receive a failure characterization (FC) command from the PLD fabric or an external system coupled to thesecure PLD through the configuration I/O, and to execute the FC command to, at least in part, erase and/or nullify portions of the NVM. The secure PLD may also be configured to boot a debug configuration for the PLD fabric that identifies and/or characterizes operational failures of the secure PLD.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre ; ger
recordid cdi_epo_espacenet_EP3791305A1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title KEY PROVISIONING SYSTEMS AND METHODS FOR PROGRAMMABLE LOGIC DEVICES
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T13%3A02%3A20IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=HAN,%20Wei&rft.date=2021-03-17&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP3791305A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true