DATA PROCESSING ENGINE TILE ARCHITECTURE FOR AN INTEGRATED CIRCUIT

An example data processing engine (DPE) for a DPE array in an integrated circuit (IC) includes: a core; a memory including a data memory and a program memory, the program memory coupled to the core, the data memory coupled to the core and including at least one connection to a respective at least on...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	NOGUERA SERRA, Juan, J, OZGUL, Baris, BILSKI, Goran, H.K, DATE, Sneha, Bhalchandra, LANGER, Jan, CLARKE, David
Format:	Patent
Sprache:	eng ; fre ; ger
Schlagworte:	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	NOGUERA SERRA, Juan, J OZGUL, Baris BILSKI, Goran, H.K DATE, Sneha, Bhalchandra LANGER, Jan CLARKE, David
description	An example data processing engine (DPE) for a DPE array in an integrated circuit (IC) includes: a core; a memory including a data memory and a program memory, the program memory coupled to the core, the data memory coupled to the core and including at least one connection to a respective at least one additional core external to the DPE; support circuitry including hardware synchronization circuitry and direct memory access (DMA) circuitry each coupled to the data memory; streaming interconnect coupled to the DMA circuitry and the core; and memory-mapped interconnect coupled to the core, the memory, and the support circuitry.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP3776227B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP3776227B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP3776227B13</originalsourceid><addsrcrecordid>eNqNyjEOglAMANC_OBj0Dr2AA5D4508pnyamkFJmQkydjJLg_ePiAZze8o6haZMlGHVAmiaWDCSZhcD4RpAUezZCm5WgGxSSAItR1mTUArLizHYKh8f63P38swjQkWF_8e29-L6td3_5Z6GxjvFaVbEp6z_KF6FhKsU</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>DATA PROCESSING ENGINE TILE ARCHITECTURE FOR AN INTEGRATED CIRCUIT</title><source>esp@cenet</source><creator>NOGUERA SERRA, Juan, J ; OZGUL, Baris ; BILSKI, Goran, H.K ; DATE, Sneha, Bhalchandra ; LANGER, Jan ; CLARKE, David</creator><creatorcontrib>NOGUERA SERRA, Juan, J ; OZGUL, Baris ; BILSKI, Goran, H.K ; DATE, Sneha, Bhalchandra ; LANGER, Jan ; CLARKE, David</creatorcontrib><description>An example data processing engine (DPE) for a DPE array in an integrated circuit (IC) includes: a core; a memory including a data memory and a program memory, the program memory coupled to the core, the data memory coupled to the core and including at least one connection to a respective at least one additional core external to the DPE; support circuitry including hardware synchronization circuitry and direct memory access (DMA) circuitry each coupled to the data memory; streaming interconnect coupled to the DMA circuitry and the core; and memory-mapped interconnect coupled to the core, the memory, and the support circuitry.</description><language>eng ; fre ; ger</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240911&DB=EPODOC&CC=EP&NR=3776227B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240911&DB=EPODOC&CC=EP&NR=3776227B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>NOGUERA SERRA, Juan, J</creatorcontrib><creatorcontrib>OZGUL, Baris</creatorcontrib><creatorcontrib>BILSKI, Goran, H.K</creatorcontrib><creatorcontrib>DATE, Sneha, Bhalchandra</creatorcontrib><creatorcontrib>LANGER, Jan</creatorcontrib><creatorcontrib>CLARKE, David</creatorcontrib><title>DATA PROCESSING ENGINE TILE ARCHITECTURE FOR AN INTEGRATED CIRCUIT</title><description>An example data processing engine (DPE) for a DPE array in an integrated circuit (IC) includes: a core; a memory including a data memory and a program memory, the program memory coupled to the core, the data memory coupled to the core and including at least one connection to a respective at least one additional core external to the DPE; support circuitry including hardware synchronization circuitry and direct memory access (DMA) circuitry each coupled to the data memory; streaming interconnect coupled to the DMA circuitry and the core; and memory-mapped interconnect coupled to the core, the memory, and the support circuitry.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyjEOglAMANC_OBj0Dr2AA5D4508pnyamkFJmQkydjJLg_ePiAZze8o6haZMlGHVAmiaWDCSZhcD4RpAUezZCm5WgGxSSAItR1mTUArLizHYKh8f63P38swjQkWF_8e29-L6td3_5Z6GxjvFaVbEp6z_KF6FhKsU</recordid><startdate>20240911</startdate><enddate>20240911</enddate><creator>NOGUERA SERRA, Juan, J</creator><creator>OZGUL, Baris</creator><creator>BILSKI, Goran, H.K</creator><creator>DATE, Sneha, Bhalchandra</creator><creator>LANGER, Jan</creator><creator>CLARKE, David</creator><scope>EVB</scope></search><sort><creationdate>20240911</creationdate><title>DATA PROCESSING ENGINE TILE ARCHITECTURE FOR AN INTEGRATED CIRCUIT</title><author>NOGUERA SERRA, Juan, J ; OZGUL, Baris ; BILSKI, Goran, H.K ; DATE, Sneha, Bhalchandra ; LANGER, Jan ; CLARKE, David</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP3776227B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2024</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>NOGUERA SERRA, Juan, J</creatorcontrib><creatorcontrib>OZGUL, Baris</creatorcontrib><creatorcontrib>BILSKI, Goran, H.K</creatorcontrib><creatorcontrib>DATE, Sneha, Bhalchandra</creatorcontrib><creatorcontrib>LANGER, Jan</creatorcontrib><creatorcontrib>CLARKE, David</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>NOGUERA SERRA, Juan, J</au><au>OZGUL, Baris</au><au>BILSKI, Goran, H.K</au><au>DATE, Sneha, Bhalchandra</au><au>LANGER, Jan</au><au>CLARKE, David</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>DATA PROCESSING ENGINE TILE ARCHITECTURE FOR AN INTEGRATED CIRCUIT</title><date>2024-09-11</date><risdate>2024</risdate><abstract>An example data processing engine (DPE) for a DPE array in an integrated circuit (IC) includes: a core; a memory including a data memory and a program memory, the program memory coupled to the core, the data memory coupled to the core and including at least one connection to a respective at least one additional core external to the DPE; support circuitry including hardware synchronization circuitry and direct memory access (DMA) circuitry each coupled to the data memory; streaming interconnect coupled to the DMA circuitry and the core; and memory-mapped interconnect coupled to the core, the memory, and the support circuitry.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng ; fre ; ger
recordid	cdi_epo_espacenet_EP3776227B1
source	esp@cenet
subjects	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
title	DATA PROCESSING ENGINE TILE ARCHITECTURE FOR AN INTEGRATED CIRCUIT
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-27T07%3A51%3A34IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=NOGUERA%20SERRA,%20Juan,%20J&rft.date=2024-09-11&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP3776227B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true