PROCESSOR WITH HARDWARE SUPPORTED MEMORY BUFFER OVERFLOW DETECTION
A processor with fault generating circuitry responsive to detecting a processor write is to a stack location that is write protected, such as for storing a return address at the stack location.
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Patent |
| Sprache: | eng ; fre ; ger |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | ROINE, Per, Torstein PEETERS, Eric, Thierry SHREVE, Erik, Newton |
| description | A processor with fault generating circuitry responsive to detecting a processor write is to a stack location that is write protected, such as for storing a return address at the stack location. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP3765958A4</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP3765958A4</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP3765958A43</originalsourceid><addsrcrecordid>eNrjZHAKCPJ3dg0O9g9SCPcM8VDwcAxyCXcMclUIDg0I8A8KcXVR8HX19Q-KVHAKdXNzDVLwD3MNcvPxD1dwcQ1xdQ7x9PfjYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxrgHG5mamlqYWjibGRCgBAPWkK4M</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>PROCESSOR WITH HARDWARE SUPPORTED MEMORY BUFFER OVERFLOW DETECTION</title><source>esp@cenet</source><creator>ROINE, Per, Torstein ; PEETERS, Eric, Thierry ; SHREVE, Erik, Newton</creator><creatorcontrib>ROINE, Per, Torstein ; PEETERS, Eric, Thierry ; SHREVE, Erik, Newton</creatorcontrib><description>A processor with fault generating circuitry responsive to detecting a processor write is to a stack location that is write protected, such as for storing a return address at the stack location.</description><language>eng ; fre ; ger</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2021</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20210512&DB=EPODOC&CC=EP&NR=3765958A4$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20210512&DB=EPODOC&CC=EP&NR=3765958A4$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>ROINE, Per, Torstein</creatorcontrib><creatorcontrib>PEETERS, Eric, Thierry</creatorcontrib><creatorcontrib>SHREVE, Erik, Newton</creatorcontrib><title>PROCESSOR WITH HARDWARE SUPPORTED MEMORY BUFFER OVERFLOW DETECTION</title><description>A processor with fault generating circuitry responsive to detecting a processor write is to a stack location that is write protected, such as for storing a return address at the stack location.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2021</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHAKCPJ3dg0O9g9SCPcM8VDwcAxyCXcMclUIDg0I8A8KcXVR8HX19Q-KVHAKdXNzDVLwD3MNcvPxD1dwcQ1xdQ7x9PfjYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxrgHG5mamlqYWjibGRCgBAPWkK4M</recordid><startdate>20210512</startdate><enddate>20210512</enddate><creator>ROINE, Per, Torstein</creator><creator>PEETERS, Eric, Thierry</creator><creator>SHREVE, Erik, Newton</creator><scope>EVB</scope></search><sort><creationdate>20210512</creationdate><title>PROCESSOR WITH HARDWARE SUPPORTED MEMORY BUFFER OVERFLOW DETECTION</title><author>ROINE, Per, Torstein ; PEETERS, Eric, Thierry ; SHREVE, Erik, Newton</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP3765958A43</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2021</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>ROINE, Per, Torstein</creatorcontrib><creatorcontrib>PEETERS, Eric, Thierry</creatorcontrib><creatorcontrib>SHREVE, Erik, Newton</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>ROINE, Per, Torstein</au><au>PEETERS, Eric, Thierry</au><au>SHREVE, Erik, Newton</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>PROCESSOR WITH HARDWARE SUPPORTED MEMORY BUFFER OVERFLOW DETECTION</title><date>2021-05-12</date><risdate>2021</risdate><abstract>A processor with fault generating circuitry responsive to detecting a processor write is to a stack location that is write protected, such as for storing a return address at the stack location.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng ; fre ; ger |
| recordid | cdi_epo_espacenet_EP3765958A4 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | PROCESSOR WITH HARDWARE SUPPORTED MEMORY BUFFER OVERFLOW DETECTION |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-02T16%3A23%3A33IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=ROINE,%20Per,%20Torstein&rft.date=2021-05-12&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP3765958A4%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |