BACKPLANE FOOTPRINT FOR HIGH SPEED, HIGH DENSITY ELECTRICAL CONNECTORS

A printed circuit board includes a plurality of layers including conductive layers separated by dielectric layers, the conductive layers including a signal layer; and via patterns formed in the plurality of layers, each of the via patterns comprising first and second signal vias extending from a fir...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: PANIAGUA, Jose, Ricardo, CHARBONNEAU, Marc, Robert
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator PANIAGUA, Jose, Ricardo
CHARBONNEAU, Marc, Robert
description A printed circuit board includes a plurality of layers including conductive layers separated by dielectric layers, the conductive layers including a signal layer; and via patterns formed in the plurality of layers, each of the via patterns comprising first and second signal vias extending from a first surface of the printed circuit board to the signal layer, the signal layer including first and second signal traces connected to the first and second signal vias, respectively, the signal layer further including a ground conductor located between the signal traces and adjacent signal-carrying elements.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP3707971A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP3707971A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP3707971A13</originalsourceid><addsrcrecordid>eNrjZHBzcnT2DvBx9HNVcPP3DwkI8vQLAbKCFDw83T0UggNcXV10IGwXV79gz5BIBVcfV-eQIE9nRx8FZ38_PyDHPyiYh4E1LTGnOJUXSnMzKLi5hjh76KYW5MenFhckJqfmpZbEuwYYmxuYW5obOhoaE6EEAEclK9k</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>BACKPLANE FOOTPRINT FOR HIGH SPEED, HIGH DENSITY ELECTRICAL CONNECTORS</title><source>esp@cenet</source><creator>PANIAGUA, Jose, Ricardo ; CHARBONNEAU, Marc, Robert</creator><creatorcontrib>PANIAGUA, Jose, Ricardo ; CHARBONNEAU, Marc, Robert</creatorcontrib><description>A printed circuit board includes a plurality of layers including conductive layers separated by dielectric layers, the conductive layers including a signal layer; and via patterns formed in the plurality of layers, each of the via patterns comprising first and second signal vias extending from a first surface of the printed circuit board to the signal layer, the signal layer including first and second signal traces connected to the first and second signal vias, respectively, the signal layer further including a ground conductor located between the signal traces and adjacent signal-carrying elements.</description><language>eng ; fre ; ger</language><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; PRINTED CIRCUITS</subject><creationdate>2020</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20200916&amp;DB=EPODOC&amp;CC=EP&amp;NR=3707971A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,778,883,25553,76306</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20200916&amp;DB=EPODOC&amp;CC=EP&amp;NR=3707971A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>PANIAGUA, Jose, Ricardo</creatorcontrib><creatorcontrib>CHARBONNEAU, Marc, Robert</creatorcontrib><title>BACKPLANE FOOTPRINT FOR HIGH SPEED, HIGH DENSITY ELECTRICAL CONNECTORS</title><description>A printed circuit board includes a plurality of layers including conductive layers separated by dielectric layers, the conductive layers including a signal layer; and via patterns formed in the plurality of layers, each of the via patterns comprising first and second signal vias extending from a first surface of the printed circuit board to the signal layer, the signal layer including first and second signal traces connected to the first and second signal vias, respectively, the signal layer further including a ground conductor located between the signal traces and adjacent signal-carrying elements.</description><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>PRINTED CIRCUITS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2020</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHBzcnT2DvBx9HNVcPP3DwkI8vQLAbKCFDw83T0UggNcXV10IGwXV79gz5BIBVcfV-eQIE9nRx8FZ38_PyDHPyiYh4E1LTGnOJUXSnMzKLi5hjh76KYW5MenFhckJqfmpZbEuwYYmxuYW5obOhoaE6EEAEclK9k</recordid><startdate>20200916</startdate><enddate>20200916</enddate><creator>PANIAGUA, Jose, Ricardo</creator><creator>CHARBONNEAU, Marc, Robert</creator><scope>EVB</scope></search><sort><creationdate>20200916</creationdate><title>BACKPLANE FOOTPRINT FOR HIGH SPEED, HIGH DENSITY ELECTRICAL CONNECTORS</title><author>PANIAGUA, Jose, Ricardo ; CHARBONNEAU, Marc, Robert</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP3707971A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2020</creationdate><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>PRINTED CIRCUITS</topic><toplevel>online_resources</toplevel><creatorcontrib>PANIAGUA, Jose, Ricardo</creatorcontrib><creatorcontrib>CHARBONNEAU, Marc, Robert</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>PANIAGUA, Jose, Ricardo</au><au>CHARBONNEAU, Marc, Robert</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>BACKPLANE FOOTPRINT FOR HIGH SPEED, HIGH DENSITY ELECTRICAL CONNECTORS</title><date>2020-09-16</date><risdate>2020</risdate><abstract>A printed circuit board includes a plurality of layers including conductive layers separated by dielectric layers, the conductive layers including a signal layer; and via patterns formed in the plurality of layers, each of the via patterns comprising first and second signal vias extending from a first surface of the printed circuit board to the signal layer, the signal layer including first and second signal traces connected to the first and second signal vias, respectively, the signal layer further including a ground conductor located between the signal traces and adjacent signal-carrying elements.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre ; ger
recordid cdi_epo_espacenet_EP3707971A1
source esp@cenet
subjects CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS
ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
PRINTED CIRCUITS
title BACKPLANE FOOTPRINT FOR HIGH SPEED, HIGH DENSITY ELECTRICAL CONNECTORS
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-15T09%3A33%3A16IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=PANIAGUA,%20Jose,%20Ricardo&rft.date=2020-09-16&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP3707971A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true