INTEGRATED CIRCUIT, METHOD FOR MANUFACTURING SAME, AND RADIO COMMUNICATION DEVICE USING SAME

An object of the present invention is to provide an excellent integrated circuit by a simple process. The present invention is an integrated circuit, which includes at least a memory array that stores data, a rectifying circuit that rectifies an alternating current and generates a direct-current vol...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: MURASE, Seiichiro, SHIMIZU, Hiroji
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator MURASE, Seiichiro
SHIMIZU, Hiroji
description An object of the present invention is to provide an excellent integrated circuit by a simple process. The present invention is an integrated circuit, which includes at least a memory array that stores data, a rectifying circuit that rectifies an alternating current and generates a direct-current voltage, and a logic circuit that reads data stored in a memory and in which the memory array includes a first semiconductor element having a first semiconductor layer, the rectifying circuit includes a second semiconductor element having a second semiconductor layer, the logic circuit includes a third semiconductor element having a third semiconductor layer, the first semiconductor element is a memory element, the second semiconductor element is a rectifying element, the third semiconductor element is a logic element, the second semiconductor layer is a functional layer exhibiting a rectifying action, the third semiconductor layer is a channel layer of a logic element, and all of the first semiconductor layer, the second semiconductor layer, and the third semiconductor layer and all of the functional layer exhibiting a rectifying action and the channel layer are formed of the same material including at least one selected from an organic semiconductor, a carbon nanotube, graphene, or fullerene.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP3706166B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP3706166B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP3706166B13</originalsourceid><addsrcrecordid>eNqNyrEKwjAQANAuDqL-w31ABUshzufl0t6QRNKLk1CKxEm0UP8fF92d3vLW1VWCcpdQ2QJJoixag2ftowUXE3gM2SFpThI6GNBzDRgsJLQSgaL3OQihSgxg-SLEkIdf3Var-_RYyu7rpgLHSv2-zK-xLPN0K8_yHvncHg-mMebUtH-UDzXKMa8</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>INTEGRATED CIRCUIT, METHOD FOR MANUFACTURING SAME, AND RADIO COMMUNICATION DEVICE USING SAME</title><source>esp@cenet</source><creator>MURASE, Seiichiro ; SHIMIZU, Hiroji</creator><creatorcontrib>MURASE, Seiichiro ; SHIMIZU, Hiroji</creatorcontrib><description>An object of the present invention is to provide an excellent integrated circuit by a simple process. The present invention is an integrated circuit, which includes at least a memory array that stores data, a rectifying circuit that rectifies an alternating current and generates a direct-current voltage, and a logic circuit that reads data stored in a memory and in which the memory array includes a first semiconductor element having a first semiconductor layer, the rectifying circuit includes a second semiconductor element having a second semiconductor layer, the logic circuit includes a third semiconductor element having a third semiconductor layer, the first semiconductor element is a memory element, the second semiconductor element is a rectifying element, the third semiconductor element is a logic element, the second semiconductor layer is a functional layer exhibiting a rectifying action, the third semiconductor layer is a channel layer of a logic element, and all of the first semiconductor layer, the second semiconductor layer, and the third semiconductor layer and all of the functional layer exhibiting a rectifying action and the channel layer are formed of the same material including at least one selected from an organic semiconductor, a carbon nanotube, graphene, or fullerene.</description><language>eng ; fre ; ger</language><subject>BASIC ELECTRIC ELEMENTS ; CALCULATING ; CHEMISTRY ; COMPOUNDS THEREOF ; COMPUTING ; COUNTING ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; HANDLING RECORD CARRIERS ; INORGANIC CHEMISTRY ; METALLURGY ; NON-METALLIC ELEMENTS ; PHYSICS ; PRESENTATION OF DATA ; RECOGNITION OF DATA ; RECORD CARRIERS ; SEMICONDUCTOR DEVICES</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230208&amp;DB=EPODOC&amp;CC=EP&amp;NR=3706166B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230208&amp;DB=EPODOC&amp;CC=EP&amp;NR=3706166B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MURASE, Seiichiro</creatorcontrib><creatorcontrib>SHIMIZU, Hiroji</creatorcontrib><title>INTEGRATED CIRCUIT, METHOD FOR MANUFACTURING SAME, AND RADIO COMMUNICATION DEVICE USING SAME</title><description>An object of the present invention is to provide an excellent integrated circuit by a simple process. The present invention is an integrated circuit, which includes at least a memory array that stores data, a rectifying circuit that rectifies an alternating current and generates a direct-current voltage, and a logic circuit that reads data stored in a memory and in which the memory array includes a first semiconductor element having a first semiconductor layer, the rectifying circuit includes a second semiconductor element having a second semiconductor layer, the logic circuit includes a third semiconductor element having a third semiconductor layer, the first semiconductor element is a memory element, the second semiconductor element is a rectifying element, the third semiconductor element is a logic element, the second semiconductor layer is a functional layer exhibiting a rectifying action, the third semiconductor layer is a channel layer of a logic element, and all of the first semiconductor layer, the second semiconductor layer, and the third semiconductor layer and all of the functional layer exhibiting a rectifying action and the channel layer are formed of the same material including at least one selected from an organic semiconductor, a carbon nanotube, graphene, or fullerene.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CALCULATING</subject><subject>CHEMISTRY</subject><subject>COMPOUNDS THEREOF</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>HANDLING RECORD CARRIERS</subject><subject>INORGANIC CHEMISTRY</subject><subject>METALLURGY</subject><subject>NON-METALLIC ELEMENTS</subject><subject>PHYSICS</subject><subject>PRESENTATION OF DATA</subject><subject>RECOGNITION OF DATA</subject><subject>RECORD CARRIERS</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyrEKwjAQANAuDqL-w31ABUshzufl0t6QRNKLk1CKxEm0UP8fF92d3vLW1VWCcpdQ2QJJoixag2ftowUXE3gM2SFpThI6GNBzDRgsJLQSgaL3OQihSgxg-SLEkIdf3Var-_RYyu7rpgLHSv2-zK-xLPN0K8_yHvncHg-mMebUtH-UDzXKMa8</recordid><startdate>20230208</startdate><enddate>20230208</enddate><creator>MURASE, Seiichiro</creator><creator>SHIMIZU, Hiroji</creator><scope>EVB</scope></search><sort><creationdate>20230208</creationdate><title>INTEGRATED CIRCUIT, METHOD FOR MANUFACTURING SAME, AND RADIO COMMUNICATION DEVICE USING SAME</title><author>MURASE, Seiichiro ; SHIMIZU, Hiroji</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP3706166B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2023</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CALCULATING</topic><topic>CHEMISTRY</topic><topic>COMPOUNDS THEREOF</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>HANDLING RECORD CARRIERS</topic><topic>INORGANIC CHEMISTRY</topic><topic>METALLURGY</topic><topic>NON-METALLIC ELEMENTS</topic><topic>PHYSICS</topic><topic>PRESENTATION OF DATA</topic><topic>RECOGNITION OF DATA</topic><topic>RECORD CARRIERS</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>MURASE, Seiichiro</creatorcontrib><creatorcontrib>SHIMIZU, Hiroji</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MURASE, Seiichiro</au><au>SHIMIZU, Hiroji</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>INTEGRATED CIRCUIT, METHOD FOR MANUFACTURING SAME, AND RADIO COMMUNICATION DEVICE USING SAME</title><date>2023-02-08</date><risdate>2023</risdate><abstract>An object of the present invention is to provide an excellent integrated circuit by a simple process. The present invention is an integrated circuit, which includes at least a memory array that stores data, a rectifying circuit that rectifies an alternating current and generates a direct-current voltage, and a logic circuit that reads data stored in a memory and in which the memory array includes a first semiconductor element having a first semiconductor layer, the rectifying circuit includes a second semiconductor element having a second semiconductor layer, the logic circuit includes a third semiconductor element having a third semiconductor layer, the first semiconductor element is a memory element, the second semiconductor element is a rectifying element, the third semiconductor element is a logic element, the second semiconductor layer is a functional layer exhibiting a rectifying action, the third semiconductor layer is a channel layer of a logic element, and all of the first semiconductor layer, the second semiconductor layer, and the third semiconductor layer and all of the functional layer exhibiting a rectifying action and the channel layer are formed of the same material including at least one selected from an organic semiconductor, a carbon nanotube, graphene, or fullerene.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre ; ger
recordid cdi_epo_espacenet_EP3706166B1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
CALCULATING
CHEMISTRY
COMPOUNDS THEREOF
COMPUTING
COUNTING
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
HANDLING RECORD CARRIERS
INORGANIC CHEMISTRY
METALLURGY
NON-METALLIC ELEMENTS
PHYSICS
PRESENTATION OF DATA
RECOGNITION OF DATA
RECORD CARRIERS
SEMICONDUCTOR DEVICES
title INTEGRATED CIRCUIT, METHOD FOR MANUFACTURING SAME, AND RADIO COMMUNICATION DEVICE USING SAME
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-29T04%3A54%3A45IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MURASE,%20Seiichiro&rft.date=2023-02-08&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP3706166B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true