RETAINING CACHE ENTRIES OF A PROCESSOR CORE DURING A POWERED-DOWN STATE
A processor core associated with a first cache initiates entry into a powered-down state. In response, information representing a set of entries of the first cache are stored in a retention region that receives a retention voltage while the processor core is in a powered-down state. Information indi...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Patent |
| Sprache: | eng ; fre ; ger |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | WALKER, William L GOLDEN, Michael L EVERS, Marius |
| description | A processor core associated with a first cache initiates entry into a powered-down state. In response, information representing a set of entries of the first cache are stored in a retention region that receives a retention voltage while the processor core is in a powered-down state. Information indicating one or more invalidated entries of the set of entries is also stored in the retention region. In response to the processor core initiating exit from the powered-down state, entries of the first cache are restored using the stored information representing the entries and the stored information indicating the at least one invalidated entry. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP3704590A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP3704590A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP3704590A13</originalsourceid><addsrcrecordid>eNrjZHAPcg1x9PTz9HNXcHZ09nBVcPULCfJ0DVbwd1NwVAgI8nd2DQ72D1Jw9g9yVXAJDQIpBIr7h7sGubrouviH-ykEhziGuPIwsKYl5hSn8kJpbgYFN9cQZw_d1IL8-NTigsTk1LzUknjXAGNzAxNTSwNHQ2MilAAAXSIr4g</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>RETAINING CACHE ENTRIES OF A PROCESSOR CORE DURING A POWERED-DOWN STATE</title><source>esp@cenet</source><creator>WALKER, William L ; GOLDEN, Michael L ; EVERS, Marius</creator><creatorcontrib>WALKER, William L ; GOLDEN, Michael L ; EVERS, Marius</creatorcontrib><description>A processor core associated with a first cache initiates entry into a powered-down state. In response, information representing a set of entries of the first cache are stored in a retention region that receives a retention voltage while the processor core is in a powered-down state. Information indicating one or more invalidated entries of the set of entries is also stored in the retention region. In response to the processor core initiating exit from the powered-down state, entries of the first cache are restored using the stored information representing the entries and the stored information indicating the at least one invalidated entry.</description><language>eng ; fre ; ger</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2020</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20200909&DB=EPODOC&CC=EP&NR=3704590A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20200909&DB=EPODOC&CC=EP&NR=3704590A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>WALKER, William L</creatorcontrib><creatorcontrib>GOLDEN, Michael L</creatorcontrib><creatorcontrib>EVERS, Marius</creatorcontrib><title>RETAINING CACHE ENTRIES OF A PROCESSOR CORE DURING A POWERED-DOWN STATE</title><description>A processor core associated with a first cache initiates entry into a powered-down state. In response, information representing a set of entries of the first cache are stored in a retention region that receives a retention voltage while the processor core is in a powered-down state. Information indicating one or more invalidated entries of the set of entries is also stored in the retention region. In response to the processor core initiating exit from the powered-down state, entries of the first cache are restored using the stored information representing the entries and the stored information indicating the at least one invalidated entry.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2020</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHAPcg1x9PTz9HNXcHZ09nBVcPULCfJ0DVbwd1NwVAgI8nd2DQ72D1Jw9g9yVXAJDQIpBIr7h7sGubrouviH-ykEhziGuPIwsKYl5hSn8kJpbgYFN9cQZw_d1IL8-NTigsTk1LzUknjXAGNzAxNTSwNHQ2MilAAAXSIr4g</recordid><startdate>20200909</startdate><enddate>20200909</enddate><creator>WALKER, William L</creator><creator>GOLDEN, Michael L</creator><creator>EVERS, Marius</creator><scope>EVB</scope></search><sort><creationdate>20200909</creationdate><title>RETAINING CACHE ENTRIES OF A PROCESSOR CORE DURING A POWERED-DOWN STATE</title><author>WALKER, William L ; GOLDEN, Michael L ; EVERS, Marius</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP3704590A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2020</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>WALKER, William L</creatorcontrib><creatorcontrib>GOLDEN, Michael L</creatorcontrib><creatorcontrib>EVERS, Marius</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>WALKER, William L</au><au>GOLDEN, Michael L</au><au>EVERS, Marius</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>RETAINING CACHE ENTRIES OF A PROCESSOR CORE DURING A POWERED-DOWN STATE</title><date>2020-09-09</date><risdate>2020</risdate><abstract>A processor core associated with a first cache initiates entry into a powered-down state. In response, information representing a set of entries of the first cache are stored in a retention region that receives a retention voltage while the processor core is in a powered-down state. Information indicating one or more invalidated entries of the set of entries is also stored in the retention region. In response to the processor core initiating exit from the powered-down state, entries of the first cache are restored using the stored information representing the entries and the stored information indicating the at least one invalidated entry.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng ; fre ; ger |
| recordid | cdi_epo_espacenet_EP3704590A1 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | RETAINING CACHE ENTRIES OF A PROCESSOR CORE DURING A POWERED-DOWN STATE |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-05T21%3A09%3A01IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=WALKER,%20William%20L&rft.date=2020-09-09&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP3704590A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |