PROVIDING SINGLE DATA RATE (SDR) MODE OR DOUBLE DATA RATE (DDR) MODE FOR THE COMMAND AND ADDRESS (CA) BUS OF REGISTERING CLOCK DRIVE (RCD) FOR DYNAMIC RANDOM ACCESS MEMORY (DRAM)

Aspects of the disclosure are directed to providing a single data rate (SDR) mode or a double data rate (DDR) mode to a Registering Clock Drive (RCD) for a memory. Accordingly, the apparatus and method may include determining data rate mode selection criteria; selecting a data rate mode based on the...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: BAINS, Kuljit Singh, QUEEN, Wesley, WANG, Liyong
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator BAINS, Kuljit Singh
QUEEN, Wesley
WANG, Liyong
description Aspects of the disclosure are directed to providing a single data rate (SDR) mode or a double data rate (DDR) mode to a Registering Clock Drive (RCD) for a memory. Accordingly, the apparatus and method may include determining data rate mode selection criteria; selecting a data rate mode based on the data rate mode selection criteria; configuring a host interface for the data rate mode; and configuring an RCD input interface for the data rate mode. In one aspect, the apparatus and method further include activating a clock signal on the host interface and on the RCD input interface; transferring data from the host interface to the RCD input interface using the clock signal; and transferring the data from an RCD output interface using the clock signal in either 1N mode or 2N mode. And, the data rate mode is one of the SDR mode or the DDR mode.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP3586237B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP3586237B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP3586237B13</originalsourceid><addsrcrecordid>eNqNjb0OAUEQgK9RCN5hSlcouPhp92bm2LA3l9klUYnIqgQJT-YJLRGJTjEzxTf5vnb2aFQ2lmw9B5_WioFMMKAmMPQ9aQ5OiEEUSNblL6YvrhIPCwYU50xN8J6E2Xvoo8mhXHuQCpTn1gfWVw5XgksgtZukUqT8baFtbZzFVKhJHBjEl8OxE92mohqXd7PWcX-6xd7ndjKoOOBiEK-XXbxd94d4jvcdN8V4NhkV03JY_PHyBCTVRuY</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>PROVIDING SINGLE DATA RATE (SDR) MODE OR DOUBLE DATA RATE (DDR) MODE FOR THE COMMAND AND ADDRESS (CA) BUS OF REGISTERING CLOCK DRIVE (RCD) FOR DYNAMIC RANDOM ACCESS MEMORY (DRAM)</title><source>esp@cenet</source><creator>BAINS, Kuljit Singh ; QUEEN, Wesley ; WANG, Liyong</creator><creatorcontrib>BAINS, Kuljit Singh ; QUEEN, Wesley ; WANG, Liyong</creatorcontrib><description>Aspects of the disclosure are directed to providing a single data rate (SDR) mode or a double data rate (DDR) mode to a Registering Clock Drive (RCD) for a memory. Accordingly, the apparatus and method may include determining data rate mode selection criteria; selecting a data rate mode based on the data rate mode selection criteria; configuring a host interface for the data rate mode; and configuring an RCD input interface for the data rate mode. In one aspect, the apparatus and method further include activating a clock signal on the host interface and on the RCD input interface; transferring data from the host interface to the RCD input interface using the clock signal; and transferring the data from an RCD output interface using the clock signal in either 1N mode or 2N mode. And, the data rate mode is one of the SDR mode or the DDR mode.</description><language>eng ; fre ; ger</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2021</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20210324&amp;DB=EPODOC&amp;CC=EP&amp;NR=3586237B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20210324&amp;DB=EPODOC&amp;CC=EP&amp;NR=3586237B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>BAINS, Kuljit Singh</creatorcontrib><creatorcontrib>QUEEN, Wesley</creatorcontrib><creatorcontrib>WANG, Liyong</creatorcontrib><title>PROVIDING SINGLE DATA RATE (SDR) MODE OR DOUBLE DATA RATE (DDR) MODE FOR THE COMMAND AND ADDRESS (CA) BUS OF REGISTERING CLOCK DRIVE (RCD) FOR DYNAMIC RANDOM ACCESS MEMORY (DRAM)</title><description>Aspects of the disclosure are directed to providing a single data rate (SDR) mode or a double data rate (DDR) mode to a Registering Clock Drive (RCD) for a memory. Accordingly, the apparatus and method may include determining data rate mode selection criteria; selecting a data rate mode based on the data rate mode selection criteria; configuring a host interface for the data rate mode; and configuring an RCD input interface for the data rate mode. In one aspect, the apparatus and method further include activating a clock signal on the host interface and on the RCD input interface; transferring data from the host interface to the RCD input interface using the clock signal; and transferring the data from an RCD output interface using the clock signal in either 1N mode or 2N mode. And, the data rate mode is one of the SDR mode or the DDR mode.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2021</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjb0OAUEQgK9RCN5hSlcouPhp92bm2LA3l9klUYnIqgQJT-YJLRGJTjEzxTf5vnb2aFQ2lmw9B5_WioFMMKAmMPQ9aQ5OiEEUSNblL6YvrhIPCwYU50xN8J6E2Xvoo8mhXHuQCpTn1gfWVw5XgksgtZukUqT8baFtbZzFVKhJHBjEl8OxE92mohqXd7PWcX-6xd7ndjKoOOBiEK-XXbxd94d4jvcdN8V4NhkV03JY_PHyBCTVRuY</recordid><startdate>20210324</startdate><enddate>20210324</enddate><creator>BAINS, Kuljit Singh</creator><creator>QUEEN, Wesley</creator><creator>WANG, Liyong</creator><scope>EVB</scope></search><sort><creationdate>20210324</creationdate><title>PROVIDING SINGLE DATA RATE (SDR) MODE OR DOUBLE DATA RATE (DDR) MODE FOR THE COMMAND AND ADDRESS (CA) BUS OF REGISTERING CLOCK DRIVE (RCD) FOR DYNAMIC RANDOM ACCESS MEMORY (DRAM)</title><author>BAINS, Kuljit Singh ; QUEEN, Wesley ; WANG, Liyong</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP3586237B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2021</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>BAINS, Kuljit Singh</creatorcontrib><creatorcontrib>QUEEN, Wesley</creatorcontrib><creatorcontrib>WANG, Liyong</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>BAINS, Kuljit Singh</au><au>QUEEN, Wesley</au><au>WANG, Liyong</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>PROVIDING SINGLE DATA RATE (SDR) MODE OR DOUBLE DATA RATE (DDR) MODE FOR THE COMMAND AND ADDRESS (CA) BUS OF REGISTERING CLOCK DRIVE (RCD) FOR DYNAMIC RANDOM ACCESS MEMORY (DRAM)</title><date>2021-03-24</date><risdate>2021</risdate><abstract>Aspects of the disclosure are directed to providing a single data rate (SDR) mode or a double data rate (DDR) mode to a Registering Clock Drive (RCD) for a memory. Accordingly, the apparatus and method may include determining data rate mode selection criteria; selecting a data rate mode based on the data rate mode selection criteria; configuring a host interface for the data rate mode; and configuring an RCD input interface for the data rate mode. In one aspect, the apparatus and method further include activating a clock signal on the host interface and on the RCD input interface; transferring data from the host interface to the RCD input interface using the clock signal; and transferring the data from an RCD output interface using the clock signal in either 1N mode or 2N mode. And, the data rate mode is one of the SDR mode or the DDR mode.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre ; ger
recordid cdi_epo_espacenet_EP3586237B1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title PROVIDING SINGLE DATA RATE (SDR) MODE OR DOUBLE DATA RATE (DDR) MODE FOR THE COMMAND AND ADDRESS (CA) BUS OF REGISTERING CLOCK DRIVE (RCD) FOR DYNAMIC RANDOM ACCESS MEMORY (DRAM)
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-19T05%3A18%3A00IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=BAINS,%20Kuljit%20Singh&rft.date=2021-03-24&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP3586237B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true