SURVIVABILITY GUARANTEES FOR MEMORY TRAFFIC
Various systems and methods for controlling memory traffic flow rate are described herein. A system (300A) for computer memory (306A, 306B) management, the system comprising: rate control circuitry (312) to: receive a rate exceeded signal from monitoring circuitry (310), the rate exceeded signal ind...
Gespeichert in:
| Hauptverfasser: | , , , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng ; fre ; ger |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | AZIZI, Omid EGBERT, Chandan KLEEN, Andreas MADDURY, Mahesh FIROOZSHAHIAN, Amin GEETHA, Vedaraman VAN DOREN, Stephen MADHAV, Mahesh |
| description | Various systems and methods for controlling memory traffic flow rate are described herein. A system (300A) for computer memory (306A, 306B) management, the system comprising: rate control circuitry (312) to: receive a rate exceeded signal from monitoring circuitry (310), the rate exceeded signal indicating that memory traffic flow from a traffic source (302) exceeds a threshold; receive a distress signal from a memory controller (304) that interfaces with a memory device (306A, 306B), the distress signal indicating that the memory device (306A, 306B) is oversubscribed; and implement throttle circuitry to throttle the memory traffic flow from the traffic source (302) when the rate exceeded signal and the distress signal are both asserted. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP3547150A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP3547150A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP3547150A13</originalsourceid><addsrcrecordid>eNrjZNAODg0K8wxzdPL08QyJVHAPdQxy9AtxdQ1WcPMPUvB19fUPilQICXJ0c_N05mFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8a4BxqYm5oamBo6GxkQoAQBYFCTX</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SURVIVABILITY GUARANTEES FOR MEMORY TRAFFIC</title><source>esp@cenet</source><creator>AZIZI, Omid ; EGBERT, Chandan ; KLEEN, Andreas ; MADDURY, Mahesh ; FIROOZSHAHIAN, Amin ; GEETHA, Vedaraman ; VAN DOREN, Stephen ; MADHAV, Mahesh</creator><creatorcontrib>AZIZI, Omid ; EGBERT, Chandan ; KLEEN, Andreas ; MADDURY, Mahesh ; FIROOZSHAHIAN, Amin ; GEETHA, Vedaraman ; VAN DOREN, Stephen ; MADHAV, Mahesh</creatorcontrib><description>Various systems and methods for controlling memory traffic flow rate are described herein. A system (300A) for computer memory (306A, 306B) management, the system comprising: rate control circuitry (312) to: receive a rate exceeded signal from monitoring circuitry (310), the rate exceeded signal indicating that memory traffic flow from a traffic source (302) exceeds a threshold; receive a distress signal from a memory controller (304) that interfaces with a memory device (306A, 306B), the distress signal indicating that the memory device (306A, 306B) is oversubscribed; and implement throttle circuitry to throttle the memory traffic flow from the traffic source (302) when the rate exceeded signal and the distress signal are both asserted.</description><language>eng ; fre ; ger</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRICITY ; PHYSICS ; TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20191002&DB=EPODOC&CC=EP&NR=3547150A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20191002&DB=EPODOC&CC=EP&NR=3547150A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>AZIZI, Omid</creatorcontrib><creatorcontrib>EGBERT, Chandan</creatorcontrib><creatorcontrib>KLEEN, Andreas</creatorcontrib><creatorcontrib>MADDURY, Mahesh</creatorcontrib><creatorcontrib>FIROOZSHAHIAN, Amin</creatorcontrib><creatorcontrib>GEETHA, Vedaraman</creatorcontrib><creatorcontrib>VAN DOREN, Stephen</creatorcontrib><creatorcontrib>MADHAV, Mahesh</creatorcontrib><title>SURVIVABILITY GUARANTEES FOR MEMORY TRAFFIC</title><description>Various systems and methods for controlling memory traffic flow rate are described herein. A system (300A) for computer memory (306A, 306B) management, the system comprising: rate control circuitry (312) to: receive a rate exceeded signal from monitoring circuitry (310), the rate exceeded signal indicating that memory traffic flow from a traffic source (302) exceeds a threshold; receive a distress signal from a memory controller (304) that interfaces with a memory device (306A, 306B), the distress signal indicating that the memory device (306A, 306B) is oversubscribed; and implement throttle circuitry to throttle the memory traffic flow from the traffic source (302) when the rate exceeded signal and the distress signal are both asserted.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><subject>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNAODg0K8wxzdPL08QyJVHAPdQxy9AtxdQ1WcPMPUvB19fUPilQICXJ0c_N05mFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8a4BxqYm5oamBo6GxkQoAQBYFCTX</recordid><startdate>20191002</startdate><enddate>20191002</enddate><creator>AZIZI, Omid</creator><creator>EGBERT, Chandan</creator><creator>KLEEN, Andreas</creator><creator>MADDURY, Mahesh</creator><creator>FIROOZSHAHIAN, Amin</creator><creator>GEETHA, Vedaraman</creator><creator>VAN DOREN, Stephen</creator><creator>MADHAV, Mahesh</creator><scope>EVB</scope></search><sort><creationdate>20191002</creationdate><title>SURVIVABILITY GUARANTEES FOR MEMORY TRAFFIC</title><author>AZIZI, Omid ; EGBERT, Chandan ; KLEEN, Andreas ; MADDURY, Mahesh ; FIROOZSHAHIAN, Amin ; GEETHA, Vedaraman ; VAN DOREN, Stephen ; MADHAV, Mahesh</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP3547150A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2019</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><topic>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</topic><toplevel>online_resources</toplevel><creatorcontrib>AZIZI, Omid</creatorcontrib><creatorcontrib>EGBERT, Chandan</creatorcontrib><creatorcontrib>KLEEN, Andreas</creatorcontrib><creatorcontrib>MADDURY, Mahesh</creatorcontrib><creatorcontrib>FIROOZSHAHIAN, Amin</creatorcontrib><creatorcontrib>GEETHA, Vedaraman</creatorcontrib><creatorcontrib>VAN DOREN, Stephen</creatorcontrib><creatorcontrib>MADHAV, Mahesh</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>AZIZI, Omid</au><au>EGBERT, Chandan</au><au>KLEEN, Andreas</au><au>MADDURY, Mahesh</au><au>FIROOZSHAHIAN, Amin</au><au>GEETHA, Vedaraman</au><au>VAN DOREN, Stephen</au><au>MADHAV, Mahesh</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SURVIVABILITY GUARANTEES FOR MEMORY TRAFFIC</title><date>2019-10-02</date><risdate>2019</risdate><abstract>Various systems and methods for controlling memory traffic flow rate are described herein. A system (300A) for computer memory (306A, 306B) management, the system comprising: rate control circuitry (312) to: receive a rate exceeded signal from monitoring circuitry (310), the rate exceeded signal indicating that memory traffic flow from a traffic source (302) exceeds a threshold; receive a distress signal from a memory controller (304) that interfaces with a memory device (306A, 306B), the distress signal indicating that the memory device (306A, 306B) is oversubscribed; and implement throttle circuitry to throttle the memory traffic flow from the traffic source (302) when the rate exceeded signal and the distress signal are both asserted.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng ; fre ; ger |
| recordid | cdi_epo_espacenet_EP3547150A1 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC COMMUNICATION TECHNIQUE ELECTRIC DIGITAL DATA PROCESSING ELECTRICITY PHYSICS TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION |
| title | SURVIVABILITY GUARANTEES FOR MEMORY TRAFFIC |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-29T00%3A15%3A29IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=AZIZI,%20Omid&rft.date=2019-10-02&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP3547150A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |