CURRENT AND VOLTAGE REGULATION METHOD TO IMPROVE ELECTROMAGNETIC COMPATIBILITY PERFORMANCE
A current regulator circuit (120, 200) to improve electromagnetic compatibility performance operation of an IC device includes an input to receive a regulated voltage signal, an output to provide an output voltage at a desired voltage level, the output voltage exhibiting noise from a load (130), a f...
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Patent |
| Sprache: | eng ; fre ; ger |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | VRIGNON, Bertrand ABOUDA, Pascal Kamel |
| description | A current regulator circuit (120, 200) to improve electromagnetic compatibility performance operation of an IC device includes an input to receive a regulated voltage signal, an output to provide an output voltage at a desired voltage level, the output voltage exhibiting noise from a load (130), a first field effect transistor FET (122, 220) including a first source electrode coupled to the input, a first drain electrode coupled to the output, and a first gate electrode, a voltage clamp circuit (123, 126, 127, 210) coupled to the output, the voltage clamp circuit (123, 126, 127, 210) configured to conduct a varying current based upon the noise, a constant current source (129) to provide a constant current, and a second FET (128, 222) including a second source electrode coupled to the output, a second drain electrode coupled to the constant current source (129) and to the first gate electrode, and a second gate electrode coupled to the voltage clamp circuit (123, 126, 127, 210) to mirror the varying current in the second FET (128, 222). |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP3435193B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP3435193B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP3435193B13</originalsourceid><addsrcrecordid>eNqNyrEKwjAQANAsDqL-w_2AQ4kOjml6TQNJLhzXQl1KkTiJFur_o4Mf4PSWt1VX2zNjEjCpgYGCGIfA6PpgxFOCiNJRA0LgY2YaEDCgFaZoXELxFizF_L21D15GyMgtcTTJ4l5t7vNjLYefOwUtiu2OZXlNZV3mW3mW94RZn_S5uui60n-UDzFOMe0</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>CURRENT AND VOLTAGE REGULATION METHOD TO IMPROVE ELECTROMAGNETIC COMPATIBILITY PERFORMANCE</title><source>esp@cenet</source><creator>VRIGNON, Bertrand ; ABOUDA, Pascal Kamel</creator><creatorcontrib>VRIGNON, Bertrand ; ABOUDA, Pascal Kamel</creatorcontrib><description>A current regulator circuit (120, 200) to improve electromagnetic compatibility performance operation of an IC device includes an input to receive a regulated voltage signal, an output to provide an output voltage at a desired voltage level, the output voltage exhibiting noise from a load (130), a first field effect transistor FET (122, 220) including a first source electrode coupled to the input, a first drain electrode coupled to the output, and a first gate electrode, a voltage clamp circuit (123, 126, 127, 210) coupled to the output, the voltage clamp circuit (123, 126, 127, 210) configured to conduct a varying current based upon the noise, a constant current source (129) to provide a constant current, and a second FET (128, 222) including a second source electrode coupled to the output, a second drain electrode coupled to the constant current source (129) and to the first gate electrode, and a second gate electrode coupled to the voltage clamp circuit (123, 126, 127, 210) to mirror the varying current in the second FET (128, 222).</description><language>eng ; fre ; ger</language><subject>BASIC ELECTRONIC CIRCUITRY ; CONTROLLING ; ELECTRICITY ; PHYSICS ; PULSE TECHNIQUE ; REGULATING ; SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230503&DB=EPODOC&CC=EP&NR=3435193B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230503&DB=EPODOC&CC=EP&NR=3435193B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>VRIGNON, Bertrand</creatorcontrib><creatorcontrib>ABOUDA, Pascal Kamel</creatorcontrib><title>CURRENT AND VOLTAGE REGULATION METHOD TO IMPROVE ELECTROMAGNETIC COMPATIBILITY PERFORMANCE</title><description>A current regulator circuit (120, 200) to improve electromagnetic compatibility performance operation of an IC device includes an input to receive a regulated voltage signal, an output to provide an output voltage at a desired voltage level, the output voltage exhibiting noise from a load (130), a first field effect transistor FET (122, 220) including a first source electrode coupled to the input, a first drain electrode coupled to the output, and a first gate electrode, a voltage clamp circuit (123, 126, 127, 210) coupled to the output, the voltage clamp circuit (123, 126, 127, 210) configured to conduct a varying current based upon the noise, a constant current source (129) to provide a constant current, and a second FET (128, 222) including a second source electrode coupled to the output, a second drain electrode coupled to the constant current source (129) and to the first gate electrode, and a second gate electrode coupled to the voltage clamp circuit (123, 126, 127, 210) to mirror the varying current in the second FET (128, 222).</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CONTROLLING</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><subject>PULSE TECHNIQUE</subject><subject>REGULATING</subject><subject>SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyrEKwjAQANAsDqL-w_2AQ4kOjml6TQNJLhzXQl1KkTiJFur_o4Mf4PSWt1VX2zNjEjCpgYGCGIfA6PpgxFOCiNJRA0LgY2YaEDCgFaZoXELxFizF_L21D15GyMgtcTTJ4l5t7vNjLYefOwUtiu2OZXlNZV3mW3mW94RZn_S5uui60n-UDzFOMe0</recordid><startdate>20230503</startdate><enddate>20230503</enddate><creator>VRIGNON, Bertrand</creator><creator>ABOUDA, Pascal Kamel</creator><scope>EVB</scope></search><sort><creationdate>20230503</creationdate><title>CURRENT AND VOLTAGE REGULATION METHOD TO IMPROVE ELECTROMAGNETIC COMPATIBILITY PERFORMANCE</title><author>VRIGNON, Bertrand ; ABOUDA, Pascal Kamel</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP3435193B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2023</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CONTROLLING</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><topic>PULSE TECHNIQUE</topic><topic>REGULATING</topic><topic>SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES</topic><toplevel>online_resources</toplevel><creatorcontrib>VRIGNON, Bertrand</creatorcontrib><creatorcontrib>ABOUDA, Pascal Kamel</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>VRIGNON, Bertrand</au><au>ABOUDA, Pascal Kamel</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>CURRENT AND VOLTAGE REGULATION METHOD TO IMPROVE ELECTROMAGNETIC COMPATIBILITY PERFORMANCE</title><date>2023-05-03</date><risdate>2023</risdate><abstract>A current regulator circuit (120, 200) to improve electromagnetic compatibility performance operation of an IC device includes an input to receive a regulated voltage signal, an output to provide an output voltage at a desired voltage level, the output voltage exhibiting noise from a load (130), a first field effect transistor FET (122, 220) including a first source electrode coupled to the input, a first drain electrode coupled to the output, and a first gate electrode, a voltage clamp circuit (123, 126, 127, 210) coupled to the output, the voltage clamp circuit (123, 126, 127, 210) configured to conduct a varying current based upon the noise, a constant current source (129) to provide a constant current, and a second FET (128, 222) including a second source electrode coupled to the output, a second drain electrode coupled to the constant current source (129) and to the first gate electrode, and a second gate electrode coupled to the voltage clamp circuit (123, 126, 127, 210) to mirror the varying current in the second FET (128, 222).</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng ; fre ; ger |
| recordid | cdi_epo_espacenet_EP3435193B1 |
| source | esp@cenet |
| subjects | BASIC ELECTRONIC CIRCUITRY CONTROLLING ELECTRICITY PHYSICS PULSE TECHNIQUE REGULATING SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES |
| title | CURRENT AND VOLTAGE REGULATION METHOD TO IMPROVE ELECTROMAGNETIC COMPATIBILITY PERFORMANCE |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-28T22%3A47%3A28IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=VRIGNON,%20Bertrand&rft.date=2023-05-03&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP3435193B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |