INTERFERENCE-IMMUNIZED MULTIPLEXER

INTERFERENCE-IMMUNIZED MULTIPLEXER

A multiplexer comprises: an output circuit comprising a multiplexer output; and a first buffer coupled to the output circuit and comprising: a first selection input configured to receive a first selection signal; a first logical input configured to receive a first logical input signal; and a first g...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: GU, Yifan, LEI, Gong, DANG, Yen, SHIH, Shou-Po, CAO, Yuming, GU, Liang, LEE, Hungyi, DUAN, Yan, DESHPANDE, Mamatha
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
MULTIPLEX COMMUNICATION
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator GU, Yifan
LEI, Gong
DANG, Yen
SHIH, Shou-Po
CAO, Yuming
GU, Liang
LEE, Hungyi
DUAN, Yan
DESHPANDE, Mamatha
description A multiplexer comprises: an output circuit comprising a multiplexer output; and a first buffer coupled to the output circuit and comprising: a first selection input configured to receive a first selection signal; a first logical input configured to receive a first logical input signal; and a first ground; wherein the multiplexer is configured to: couple the first logical input to the multiplexer output when the first selection signal is a first value; and couple the first logical input to the first ground when the first selection signal is a second value. A method comprises: receiving a selection signal and a first logical input signal; coupling a first logical input to a multiplexer output when the selection signal is a first value; and coupling the first logical input to a ground when the selection signal is a second value.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP3430746A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP3430746A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP3430746A13</originalsourceid><addsrcrecordid>eNrjZFDy9AtxDXJzDXL1c3bV9fT1DfXzjHJ1UfAN9QnxDPBxjXAN4mFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8a4BxibGBuYmZo6GxkQoAQAisyJ7</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>INTERFERENCE-IMMUNIZED MULTIPLEXER</title><source>esp@cenet</source><creator>GU, Yifan ; LEI, Gong ; DANG, Yen ; SHIH, Shou-Po ; CAO, Yuming ; GU, Liang ; LEE, Hungyi ; DUAN, Yan ; DESHPANDE, Mamatha</creator><creatorcontrib>GU, Yifan ; LEI, Gong ; DANG, Yen ; SHIH, Shou-Po ; CAO, Yuming ; GU, Liang ; LEE, Hungyi ; DUAN, Yan ; DESHPANDE, Mamatha</creatorcontrib><description>A multiplexer comprises: an output circuit comprising a multiplexer output; and a first buffer coupled to the output circuit and comprising: a first selection input configured to receive a first selection signal; a first logical input configured to receive a first logical input signal; and a first ground; wherein the multiplexer is configured to: couple the first logical input to the multiplexer output when the first selection signal is a first value; and couple the first logical input to the first ground when the first selection signal is a second value. A method comprises: receiving a selection signal and a first logical input signal; coupling a first logical input to a multiplexer output when the selection signal is a first value; and coupling the first logical input to a ground when the selection signal is a second value.</description><language>eng ; fre ; ger</language><subject>ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; MULTIPLEX COMMUNICATION</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190123&amp;DB=EPODOC&amp;CC=EP&amp;NR=3430746A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,309,782,887,25573,76557</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190123&amp;DB=EPODOC&amp;CC=EP&amp;NR=3430746A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>GU, Yifan</creatorcontrib><creatorcontrib>LEI, Gong</creatorcontrib><creatorcontrib>DANG, Yen</creatorcontrib><creatorcontrib>SHIH, Shou-Po</creatorcontrib><creatorcontrib>CAO, Yuming</creatorcontrib><creatorcontrib>GU, Liang</creatorcontrib><creatorcontrib>LEE, Hungyi</creatorcontrib><creatorcontrib>DUAN, Yan</creatorcontrib><creatorcontrib>DESHPANDE, Mamatha</creatorcontrib><title>INTERFERENCE-IMMUNIZED MULTIPLEXER</title><description>A multiplexer comprises: an output circuit comprising a multiplexer output; and a first buffer coupled to the output circuit and comprising: a first selection input configured to receive a first selection signal; a first logical input configured to receive a first logical input signal; and a first ground; wherein the multiplexer is configured to: couple the first logical input to the multiplexer output when the first selection signal is a first value; and couple the first logical input to the first ground when the first selection signal is a second value. A method comprises: receiving a selection signal and a first logical input signal; coupling a first logical input to a multiplexer output when the selection signal is a first value; and coupling the first logical input to a ground when the selection signal is a second value.</description><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>MULTIPLEX COMMUNICATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFDy9AtxDXJzDXL1c3bV9fT1DfXzjHJ1UfAN9QnxDPBxjXAN4mFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8a4BxibGBuYmZo6GxkQoAQAisyJ7</recordid><startdate>20190123</startdate><enddate>20190123</enddate><creator>GU, Yifan</creator><creator>LEI, Gong</creator><creator>DANG, Yen</creator><creator>SHIH, Shou-Po</creator><creator>CAO, Yuming</creator><creator>GU, Liang</creator><creator>LEE, Hungyi</creator><creator>DUAN, Yan</creator><creator>DESHPANDE, Mamatha</creator><scope>EVB</scope></search><sort><creationdate>20190123</creationdate><title>INTERFERENCE-IMMUNIZED MULTIPLEXER</title><author>GU, Yifan ; LEI, Gong ; DANG, Yen ; SHIH, Shou-Po ; CAO, Yuming ; GU, Liang ; LEE, Hungyi ; DUAN, Yan ; DESHPANDE, Mamatha</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP3430746A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2019</creationdate><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>MULTIPLEX COMMUNICATION</topic><toplevel>online_resources</toplevel><creatorcontrib>GU, Yifan</creatorcontrib><creatorcontrib>LEI, Gong</creatorcontrib><creatorcontrib>DANG, Yen</creatorcontrib><creatorcontrib>SHIH, Shou-Po</creatorcontrib><creatorcontrib>CAO, Yuming</creatorcontrib><creatorcontrib>GU, Liang</creatorcontrib><creatorcontrib>LEE, Hungyi</creatorcontrib><creatorcontrib>DUAN, Yan</creatorcontrib><creatorcontrib>DESHPANDE, Mamatha</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>GU, Yifan</au><au>LEI, Gong</au><au>DANG, Yen</au><au>SHIH, Shou-Po</au><au>CAO, Yuming</au><au>GU, Liang</au><au>LEE, Hungyi</au><au>DUAN, Yan</au><au>DESHPANDE, Mamatha</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>INTERFERENCE-IMMUNIZED MULTIPLEXER</title><date>2019-01-23</date><risdate>2019</risdate><abstract>A multiplexer comprises: an output circuit comprising a multiplexer output; and a first buffer coupled to the output circuit and comprising: a first selection input configured to receive a first selection signal; a first logical input configured to receive a first logical input signal; and a first ground; wherein the multiplexer is configured to: couple the first logical input to the multiplexer output when the first selection signal is a first value; and couple the first logical input to the first ground when the first selection signal is a second value. A method comprises: receiving a selection signal and a first logical input signal; coupling a first logical input to a multiplexer output when the selection signal is a first value; and coupling the first logical input to a ground when the selection signal is a second value.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre ; ger
recordid cdi_epo_espacenet_EP3430746A1
source esp@cenet
subjects ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
MULTIPLEX COMMUNICATION
title INTERFERENCE-IMMUNIZED MULTIPLEXER
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-01T01%3A39%3A42IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=GU,%20Yifan&rft.date=2019-01-23&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP3430746A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true