INPUT/OUTPUT (I/O) DRIVER IMPLEMENTING DYNAMIC GATE BIASING OF BUFFER TRANSISTORS
An input/output (I/O) driver that includes circuitry for over-voltage protection of first and second FETs coupled in series between a first rail and an output, and third and fourth FETs coupled between the output and a second rail. The circuitry is configured to generate a gate bias voltage for the...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Patent |
| Sprache: | eng ; fre ; ger |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | CHEN, Wilson TAN, Chiew-Guan JALILIZEINALI, Reza |
| description | An input/output (I/O) driver that includes circuitry for over-voltage protection of first and second FETs coupled in series between a first rail and an output, and third and fourth FETs coupled between the output and a second rail. The circuitry is configured to generate a gate bias voltage for the second FET that transitions from high to low bias voltages state when the output voltage (VPAD) begins transitioning from low to high logic voltages, and transitions back to the high bias voltage while VPAD continues to transition towards the high logic voltage. Further, the circuitry is configured to generate a gate bias voltage for the third FET that transitions from low to high bias voltages when VPAD begins transitioning from high to low logic voltages, and transitions back to the low bias voltage while VPAD continues to transition towards the low logic voltage. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP3411952B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP3411952B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP3411952B13</originalsourceid><addsrcrecordid>eNrjZAj09AsIDdH3Dw0BUgoanvr-mgouQZ5hrkEKnr4BPq6-rn4hnn7uCi6Rfo6-ns4K7o4hrgpOno7BIEF_NwWnUDc3oNqQIEe_YM_gEP-gYB4G1rTEnOJUXijNzaDg5hri7KGbWpAfn1pckJicmpdaEu8aYGxiaGhpauRkaEyEEgBEbC7v</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>INPUT/OUTPUT (I/O) DRIVER IMPLEMENTING DYNAMIC GATE BIASING OF BUFFER TRANSISTORS</title><source>esp@cenet</source><creator>CHEN, Wilson ; TAN, Chiew-Guan ; JALILIZEINALI, Reza</creator><creatorcontrib>CHEN, Wilson ; TAN, Chiew-Guan ; JALILIZEINALI, Reza</creatorcontrib><description>An input/output (I/O) driver that includes circuitry for over-voltage protection of first and second FETs coupled in series between a first rail and an output, and third and fourth FETs coupled between the output and a second rail. The circuitry is configured to generate a gate bias voltage for the second FET that transitions from high to low bias voltages state when the output voltage (VPAD) begins transitioning from low to high logic voltages, and transitions back to the high bias voltage while VPAD continues to transition towards the high logic voltage. Further, the circuitry is configured to generate a gate bias voltage for the third FET that transitions from low to high bias voltages when VPAD begins transitioning from high to low logic voltages, and transitions back to the low bias voltage while VPAD continues to transition towards the low logic voltage.</description><language>eng ; fre ; ger</language><subject>BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY ; PULSE TECHNIQUE</subject><creationdate>2021</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20210414&DB=EPODOC&CC=EP&NR=3411952B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20210414&DB=EPODOC&CC=EP&NR=3411952B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CHEN, Wilson</creatorcontrib><creatorcontrib>TAN, Chiew-Guan</creatorcontrib><creatorcontrib>JALILIZEINALI, Reza</creatorcontrib><title>INPUT/OUTPUT (I/O) DRIVER IMPLEMENTING DYNAMIC GATE BIASING OF BUFFER TRANSISTORS</title><description>An input/output (I/O) driver that includes circuitry for over-voltage protection of first and second FETs coupled in series between a first rail and an output, and third and fourth FETs coupled between the output and a second rail. The circuitry is configured to generate a gate bias voltage for the second FET that transitions from high to low bias voltages state when the output voltage (VPAD) begins transitioning from low to high logic voltages, and transitions back to the high bias voltage while VPAD continues to transition towards the high logic voltage. Further, the circuitry is configured to generate a gate bias voltage for the third FET that transitions from low to high bias voltages when VPAD begins transitioning from high to low logic voltages, and transitions back to the low bias voltage while VPAD continues to transition towards the low logic voltage.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><subject>PULSE TECHNIQUE</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2021</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZAj09AsIDdH3Dw0BUgoanvr-mgouQZ5hrkEKnr4BPq6-rn4hnn7uCi6Rfo6-ns4K7o4hrgpOno7BIEF_NwWnUDc3oNqQIEe_YM_gEP-gYB4G1rTEnOJUXijNzaDg5hri7KGbWpAfn1pckJicmpdaEu8aYGxiaGhpauRkaEyEEgBEbC7v</recordid><startdate>20210414</startdate><enddate>20210414</enddate><creator>CHEN, Wilson</creator><creator>TAN, Chiew-Guan</creator><creator>JALILIZEINALI, Reza</creator><scope>EVB</scope></search><sort><creationdate>20210414</creationdate><title>INPUT/OUTPUT (I/O) DRIVER IMPLEMENTING DYNAMIC GATE BIASING OF BUFFER TRANSISTORS</title><author>CHEN, Wilson ; TAN, Chiew-Guan ; JALILIZEINALI, Reza</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP3411952B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2021</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><topic>PULSE TECHNIQUE</topic><toplevel>online_resources</toplevel><creatorcontrib>CHEN, Wilson</creatorcontrib><creatorcontrib>TAN, Chiew-Guan</creatorcontrib><creatorcontrib>JALILIZEINALI, Reza</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CHEN, Wilson</au><au>TAN, Chiew-Guan</au><au>JALILIZEINALI, Reza</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>INPUT/OUTPUT (I/O) DRIVER IMPLEMENTING DYNAMIC GATE BIASING OF BUFFER TRANSISTORS</title><date>2021-04-14</date><risdate>2021</risdate><abstract>An input/output (I/O) driver that includes circuitry for over-voltage protection of first and second FETs coupled in series between a first rail and an output, and third and fourth FETs coupled between the output and a second rail. The circuitry is configured to generate a gate bias voltage for the second FET that transitions from high to low bias voltages state when the output voltage (VPAD) begins transitioning from low to high logic voltages, and transitions back to the high bias voltage while VPAD continues to transition towards the high logic voltage. Further, the circuitry is configured to generate a gate bias voltage for the third FET that transitions from low to high bias voltages when VPAD begins transitioning from high to low logic voltages, and transitions back to the low bias voltage while VPAD continues to transition towards the low logic voltage.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng ; fre ; ger |
| recordid | cdi_epo_espacenet_EP3411952B1 |
| source | esp@cenet |
| subjects | BASIC ELECTRONIC CIRCUITRY ELECTRICITY PULSE TECHNIQUE |
| title | INPUT/OUTPUT (I/O) DRIVER IMPLEMENTING DYNAMIC GATE BIASING OF BUFFER TRANSISTORS |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-20T12%3A57%3A38IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CHEN,%20Wilson&rft.date=2021-04-14&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP3411952B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |