EDGE TERMINATION DESIGNS FOR SILICON CARBIDE SUPER-JUNCTION POWER DEVICES

The subject matter disclosed herein relates to silicon carbide (SiC) power devices and, more specifically, to SiC super-junction (SJ) power devices. A SiC-SJ device includes a plurality of SiC semiconductor layers of a first conductivity-type, wherein a first and a second SiC semiconductor layer of...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: MCMAHON, James Jay, BOLOTNIKOV, Alexander Viktorovich, LOSEE, Peter Almern, LILIENFELD, David Alan
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator MCMAHON, James Jay
BOLOTNIKOV, Alexander Viktorovich
LOSEE, Peter Almern
LILIENFELD, David Alan
description The subject matter disclosed herein relates to silicon carbide (SiC) power devices and, more specifically, to SiC super-junction (SJ) power devices. A SiC-SJ device includes a plurality of SiC semiconductor layers of a first conductivity-type, wherein a first and a second SiC semiconductor layer of the plurality of SiC semiconductor layers comprise a termination region disposed adjacent to an active region with an interface formed therebetween, wherein the termination region of the first and the second SiC semiconductor layers comprises a plurality of implanted regions of a second conductivity-type, and wherein an effective doping profile of the termination region of the first SiC semiconductor layer is different from an effective doping profile of the termination region of the second SiC semiconductor layer.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP3391417A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP3391417A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP3391417A13</originalsourceid><addsrcrecordid>eNrjZPB0dXF3VQhxDfL19HMM8fT3U3BxDfZ09wtWcPMPUgj29PF0Boo5OwY5ebq4KgSHBrgG6XqF-jmDlQb4h7sGATWEeTq7BvMwsKYl5hSn8kJpbgYFN9cQZw_d1IL8-NTigsTk1LzUknjXAGNjS0MTQ3NHQ2MilAAA464s1A</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>EDGE TERMINATION DESIGNS FOR SILICON CARBIDE SUPER-JUNCTION POWER DEVICES</title><source>esp@cenet</source><creator>MCMAHON, James Jay ; BOLOTNIKOV, Alexander Viktorovich ; LOSEE, Peter Almern ; LILIENFELD, David Alan</creator><creatorcontrib>MCMAHON, James Jay ; BOLOTNIKOV, Alexander Viktorovich ; LOSEE, Peter Almern ; LILIENFELD, David Alan</creatorcontrib><description>The subject matter disclosed herein relates to silicon carbide (SiC) power devices and, more specifically, to SiC super-junction (SJ) power devices. A SiC-SJ device includes a plurality of SiC semiconductor layers of a first conductivity-type, wherein a first and a second SiC semiconductor layer of the plurality of SiC semiconductor layers comprise a termination region disposed adjacent to an active region with an interface formed therebetween, wherein the termination region of the first and the second SiC semiconductor layers comprises a plurality of implanted regions of a second conductivity-type, and wherein an effective doping profile of the termination region of the first SiC semiconductor layer is different from an effective doping profile of the termination region of the second SiC semiconductor layer.</description><language>eng ; fre ; ger</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2018</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20181024&amp;DB=EPODOC&amp;CC=EP&amp;NR=3391417A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20181024&amp;DB=EPODOC&amp;CC=EP&amp;NR=3391417A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MCMAHON, James Jay</creatorcontrib><creatorcontrib>BOLOTNIKOV, Alexander Viktorovich</creatorcontrib><creatorcontrib>LOSEE, Peter Almern</creatorcontrib><creatorcontrib>LILIENFELD, David Alan</creatorcontrib><title>EDGE TERMINATION DESIGNS FOR SILICON CARBIDE SUPER-JUNCTION POWER DEVICES</title><description>The subject matter disclosed herein relates to silicon carbide (SiC) power devices and, more specifically, to SiC super-junction (SJ) power devices. A SiC-SJ device includes a plurality of SiC semiconductor layers of a first conductivity-type, wherein a first and a second SiC semiconductor layer of the plurality of SiC semiconductor layers comprise a termination region disposed adjacent to an active region with an interface formed therebetween, wherein the termination region of the first and the second SiC semiconductor layers comprises a plurality of implanted regions of a second conductivity-type, and wherein an effective doping profile of the termination region of the first SiC semiconductor layer is different from an effective doping profile of the termination region of the second SiC semiconductor layer.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2018</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPB0dXF3VQhxDfL19HMM8fT3U3BxDfZ09wtWcPMPUgj29PF0Boo5OwY5ebq4KgSHBrgG6XqF-jmDlQb4h7sGATWEeTq7BvMwsKYl5hSn8kJpbgYFN9cQZw_d1IL8-NTigsTk1LzUknjXAGNjS0MTQ3NHQ2MilAAA464s1A</recordid><startdate>20181024</startdate><enddate>20181024</enddate><creator>MCMAHON, James Jay</creator><creator>BOLOTNIKOV, Alexander Viktorovich</creator><creator>LOSEE, Peter Almern</creator><creator>LILIENFELD, David Alan</creator><scope>EVB</scope></search><sort><creationdate>20181024</creationdate><title>EDGE TERMINATION DESIGNS FOR SILICON CARBIDE SUPER-JUNCTION POWER DEVICES</title><author>MCMAHON, James Jay ; BOLOTNIKOV, Alexander Viktorovich ; LOSEE, Peter Almern ; LILIENFELD, David Alan</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP3391417A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2018</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>MCMAHON, James Jay</creatorcontrib><creatorcontrib>BOLOTNIKOV, Alexander Viktorovich</creatorcontrib><creatorcontrib>LOSEE, Peter Almern</creatorcontrib><creatorcontrib>LILIENFELD, David Alan</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MCMAHON, James Jay</au><au>BOLOTNIKOV, Alexander Viktorovich</au><au>LOSEE, Peter Almern</au><au>LILIENFELD, David Alan</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>EDGE TERMINATION DESIGNS FOR SILICON CARBIDE SUPER-JUNCTION POWER DEVICES</title><date>2018-10-24</date><risdate>2018</risdate><abstract>The subject matter disclosed herein relates to silicon carbide (SiC) power devices and, more specifically, to SiC super-junction (SJ) power devices. A SiC-SJ device includes a plurality of SiC semiconductor layers of a first conductivity-type, wherein a first and a second SiC semiconductor layer of the plurality of SiC semiconductor layers comprise a termination region disposed adjacent to an active region with an interface formed therebetween, wherein the termination region of the first and the second SiC semiconductor layers comprises a plurality of implanted regions of a second conductivity-type, and wherein an effective doping profile of the termination region of the first SiC semiconductor layer is different from an effective doping profile of the termination region of the second SiC semiconductor layer.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre ; ger
recordid cdi_epo_espacenet_EP3391417A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title EDGE TERMINATION DESIGNS FOR SILICON CARBIDE SUPER-JUNCTION POWER DEVICES
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-23T21%3A09%3A41IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MCMAHON,%20James%20Jay&rft.date=2018-10-24&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP3391417A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true