FREQUENCY BASED BIAS VOLTAGE SCALING FOR PHASE LOCKED LOOPS
A phase locked loop system includes bias voltage adjustment circuitry and a voltage regulator that outputs a smoothed core voltage to an oscillator. The bias voltage adjustment circuitry is configured to compute a scaled bias voltage based at least on a target frequency for the oscillator. The volta...
Gespeichert in:
Hauptverfasser: | , , , |
---|---|
Format: | Patent |
Sprache: | eng ; fre ; ger |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | GUSTEDT, Thomas WICPALEK, Christian ROTHMEIER, Andreas DIETL-STEINMAURER, Herwig |
description | A phase locked loop system includes bias voltage adjustment circuitry and a voltage regulator that outputs a smoothed core voltage to an oscillator. The bias voltage adjustment circuitry is configured to compute a scaled bias voltage based at least on a target frequency for the oscillator. The voltage regulator is configured to input i) the scaled bias voltage and ii) a selected core voltage that is selected based on the target operating frequency of the oscillator and generate the smoothed core voltage for output to the oscillator |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP3264606A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP3264606A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP3264606A13</originalsourceid><addsrcrecordid>eNrjZLB2C3INDHX1c45UcHIMdnVRcPJ0DFYI8_cJcXR3VQh2dvTx9HNXcPMPUgjwAMor-Pg7ewNV-fj7BwTzMLCmJeYUp_JCaW4GBTfXEGcP3dSC_PjU4oLE5NS81JJ41wBjIzMTMwMzR0NjIpQAAG1OKJo</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>FREQUENCY BASED BIAS VOLTAGE SCALING FOR PHASE LOCKED LOOPS</title><source>esp@cenet</source><creator>GUSTEDT, Thomas ; WICPALEK, Christian ; ROTHMEIER, Andreas ; DIETL-STEINMAURER, Herwig</creator><creatorcontrib>GUSTEDT, Thomas ; WICPALEK, Christian ; ROTHMEIER, Andreas ; DIETL-STEINMAURER, Herwig</creatorcontrib><description>A phase locked loop system includes bias voltage adjustment circuitry and a voltage regulator that outputs a smoothed core voltage to an oscillator. The bias voltage adjustment circuitry is configured to compute a scaled bias voltage based at least on a target frequency for the oscillator. The voltage regulator is configured to input i) the scaled bias voltage and ii) a selected core voltage that is selected based on the target operating frequency of the oscillator and generate the smoothed core voltage for output to the oscillator</description><language>eng ; fre ; ger</language><subject>AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES ; BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY</subject><creationdate>2018</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20180103&DB=EPODOC&CC=EP&NR=3264606A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20180103&DB=EPODOC&CC=EP&NR=3264606A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>GUSTEDT, Thomas</creatorcontrib><creatorcontrib>WICPALEK, Christian</creatorcontrib><creatorcontrib>ROTHMEIER, Andreas</creatorcontrib><creatorcontrib>DIETL-STEINMAURER, Herwig</creatorcontrib><title>FREQUENCY BASED BIAS VOLTAGE SCALING FOR PHASE LOCKED LOOPS</title><description>A phase locked loop system includes bias voltage adjustment circuitry and a voltage regulator that outputs a smoothed core voltage to an oscillator. The bias voltage adjustment circuitry is configured to compute a scaled bias voltage based at least on a target frequency for the oscillator. The voltage regulator is configured to input i) the scaled bias voltage and ii) a selected core voltage that is selected based on the target operating frequency of the oscillator and generate the smoothed core voltage for output to the oscillator</description><subject>AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES</subject><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2018</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLB2C3INDHX1c45UcHIMdnVRcPJ0DFYI8_cJcXR3VQh2dvTx9HNXcPMPUgjwAMor-Pg7ewNV-fj7BwTzMLCmJeYUp_JCaW4GBTfXEGcP3dSC_PjU4oLE5NS81JJ41wBjIzMTMwMzR0NjIpQAAG1OKJo</recordid><startdate>20180103</startdate><enddate>20180103</enddate><creator>GUSTEDT, Thomas</creator><creator>WICPALEK, Christian</creator><creator>ROTHMEIER, Andreas</creator><creator>DIETL-STEINMAURER, Herwig</creator><scope>EVB</scope></search><sort><creationdate>20180103</creationdate><title>FREQUENCY BASED BIAS VOLTAGE SCALING FOR PHASE LOCKED LOOPS</title><author>GUSTEDT, Thomas ; WICPALEK, Christian ; ROTHMEIER, Andreas ; DIETL-STEINMAURER, Herwig</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP3264606A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2018</creationdate><topic>AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES</topic><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>GUSTEDT, Thomas</creatorcontrib><creatorcontrib>WICPALEK, Christian</creatorcontrib><creatorcontrib>ROTHMEIER, Andreas</creatorcontrib><creatorcontrib>DIETL-STEINMAURER, Herwig</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>GUSTEDT, Thomas</au><au>WICPALEK, Christian</au><au>ROTHMEIER, Andreas</au><au>DIETL-STEINMAURER, Herwig</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>FREQUENCY BASED BIAS VOLTAGE SCALING FOR PHASE LOCKED LOOPS</title><date>2018-01-03</date><risdate>2018</risdate><abstract>A phase locked loop system includes bias voltage adjustment circuitry and a voltage regulator that outputs a smoothed core voltage to an oscillator. The bias voltage adjustment circuitry is configured to compute a scaled bias voltage based at least on a target frequency for the oscillator. The voltage regulator is configured to input i) the scaled bias voltage and ii) a selected core voltage that is selected based on the target operating frequency of the oscillator and generate the smoothed core voltage for output to the oscillator</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng ; fre ; ger |
recordid | cdi_epo_espacenet_EP3264606A1 |
source | esp@cenet |
subjects | AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES BASIC ELECTRONIC CIRCUITRY ELECTRICITY |
title | FREQUENCY BASED BIAS VOLTAGE SCALING FOR PHASE LOCKED LOOPS |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-26T07%3A28%3A01IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=GUSTEDT,%20Thomas&rft.date=2018-01-03&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP3264606A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |