GUARANTEED QUALITY OF SERVICE IN SYSTEM-ON-A-CHIP UNCORE FABRIC
In an example, a control system may include a system-on-a-chip (SoC), including one processor for real-time operation to manage devices in the control system, and another processor configured to execute auxiliary functions such as a user interface for the control system. The first core and second co...
Gespeichert in:
| Hauptverfasser: | , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng ; fre ; ger |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | GEISLER, Eric A NAGARAJAN, Ramadass COLEMAN, James A ELARDO, Peter J TORRANT, Marc KLINGLESMITH, Michael T |
| description | In an example, a control system may include a system-on-a-chip (SoC), including one processor for real-time operation to manage devices in the control system, and another processor configured to execute auxiliary functions such as a user interface for the control system. The first core and second core may share memory such as dynamic random access memory (DRAM), and may also share an uncore fabric configured to communicatively couple the processors to one or more peripheral devices. The first core may require a guaranteed quality of service (QoS) to memory and/or peripherals. The uncore fabric may be divided into a first "real-time" virtual channel designated for traffic from the first processor, and a second "auxiliary" virtual channel designated for traffic from the second processor. The uncore fabric may apply a suitable selection or weighting algorithm to the virtual channels to guarantee the QoS. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP3238080B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP3238080B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP3238080B13</originalsourceid><addsrcrecordid>eNrjZLB3D3UMcvQLcXV1UQgMdfTxDIlU8HdTCHYNCvN0dlXw9FMIjgwOcfXV9ffTddR19vAMUAj1c_YPclVwc3QK8nTmYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxrgHGRsYWBhYGTobGRCgBACAvKcc</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>GUARANTEED QUALITY OF SERVICE IN SYSTEM-ON-A-CHIP UNCORE FABRIC</title><source>esp@cenet</source><creator>GEISLER, Eric A ; NAGARAJAN, Ramadass ; COLEMAN, James A ; ELARDO, Peter J ; TORRANT, Marc ; KLINGLESMITH, Michael T</creator><creatorcontrib>GEISLER, Eric A ; NAGARAJAN, Ramadass ; COLEMAN, James A ; ELARDO, Peter J ; TORRANT, Marc ; KLINGLESMITH, Michael T</creatorcontrib><description>In an example, a control system may include a system-on-a-chip (SoC), including one processor for real-time operation to manage devices in the control system, and another processor configured to execute auxiliary functions such as a user interface for the control system. The first core and second core may share memory such as dynamic random access memory (DRAM), and may also share an uncore fabric configured to communicatively couple the processors to one or more peripheral devices. The first core may require a guaranteed quality of service (QoS) to memory and/or peripherals. The uncore fabric may be divided into a first "real-time" virtual channel designated for traffic from the first processor, and a second "auxiliary" virtual channel designated for traffic from the second processor. The uncore fabric may apply a suitable selection or weighting algorithm to the virtual channels to guarantee the QoS.</description><language>eng ; fre ; ger</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2020</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20200603&DB=EPODOC&CC=EP&NR=3238080B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20200603&DB=EPODOC&CC=EP&NR=3238080B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>GEISLER, Eric A</creatorcontrib><creatorcontrib>NAGARAJAN, Ramadass</creatorcontrib><creatorcontrib>COLEMAN, James A</creatorcontrib><creatorcontrib>ELARDO, Peter J</creatorcontrib><creatorcontrib>TORRANT, Marc</creatorcontrib><creatorcontrib>KLINGLESMITH, Michael T</creatorcontrib><title>GUARANTEED QUALITY OF SERVICE IN SYSTEM-ON-A-CHIP UNCORE FABRIC</title><description>In an example, a control system may include a system-on-a-chip (SoC), including one processor for real-time operation to manage devices in the control system, and another processor configured to execute auxiliary functions such as a user interface for the control system. The first core and second core may share memory such as dynamic random access memory (DRAM), and may also share an uncore fabric configured to communicatively couple the processors to one or more peripheral devices. The first core may require a guaranteed quality of service (QoS) to memory and/or peripherals. The uncore fabric may be divided into a first "real-time" virtual channel designated for traffic from the first processor, and a second "auxiliary" virtual channel designated for traffic from the second processor. The uncore fabric may apply a suitable selection or weighting algorithm to the virtual channels to guarantee the QoS.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2020</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLB3D3UMcvQLcXV1UQgMdfTxDIlU8HdTCHYNCvN0dlXw9FMIjgwOcfXV9ffTddR19vAMUAj1c_YPclVwc3QK8nTmYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxrgHGRsYWBhYGTobGRCgBACAvKcc</recordid><startdate>20200603</startdate><enddate>20200603</enddate><creator>GEISLER, Eric A</creator><creator>NAGARAJAN, Ramadass</creator><creator>COLEMAN, James A</creator><creator>ELARDO, Peter J</creator><creator>TORRANT, Marc</creator><creator>KLINGLESMITH, Michael T</creator><scope>EVB</scope></search><sort><creationdate>20200603</creationdate><title>GUARANTEED QUALITY OF SERVICE IN SYSTEM-ON-A-CHIP UNCORE FABRIC</title><author>GEISLER, Eric A ; NAGARAJAN, Ramadass ; COLEMAN, James A ; ELARDO, Peter J ; TORRANT, Marc ; KLINGLESMITH, Michael T</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP3238080B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2020</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>GEISLER, Eric A</creatorcontrib><creatorcontrib>NAGARAJAN, Ramadass</creatorcontrib><creatorcontrib>COLEMAN, James A</creatorcontrib><creatorcontrib>ELARDO, Peter J</creatorcontrib><creatorcontrib>TORRANT, Marc</creatorcontrib><creatorcontrib>KLINGLESMITH, Michael T</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>GEISLER, Eric A</au><au>NAGARAJAN, Ramadass</au><au>COLEMAN, James A</au><au>ELARDO, Peter J</au><au>TORRANT, Marc</au><au>KLINGLESMITH, Michael T</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>GUARANTEED QUALITY OF SERVICE IN SYSTEM-ON-A-CHIP UNCORE FABRIC</title><date>2020-06-03</date><risdate>2020</risdate><abstract>In an example, a control system may include a system-on-a-chip (SoC), including one processor for real-time operation to manage devices in the control system, and another processor configured to execute auxiliary functions such as a user interface for the control system. The first core and second core may share memory such as dynamic random access memory (DRAM), and may also share an uncore fabric configured to communicatively couple the processors to one or more peripheral devices. The first core may require a guaranteed quality of service (QoS) to memory and/or peripherals. The uncore fabric may be divided into a first "real-time" virtual channel designated for traffic from the first processor, and a second "auxiliary" virtual channel designated for traffic from the second processor. The uncore fabric may apply a suitable selection or weighting algorithm to the virtual channels to guarantee the QoS.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng ; fre ; ger |
| recordid | cdi_epo_espacenet_EP3238080B1 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | GUARANTEED QUALITY OF SERVICE IN SYSTEM-ON-A-CHIP UNCORE FABRIC |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-28T15%3A40%3A21IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=GEISLER,%20Eric%20A&rft.date=2020-06-03&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP3238080B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |