MULTILAYER COOLER
To provide more space for additional circuit elements (coils, capacitors) and/or to allow the accommodation of additional circuit elements required for shielding the circuits, the metallization regions are arranged one over the other in at least two metallization layers. The carrier body has a surfa...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Patent |
| Sprache: | eng ; fre ; ger |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | DILSCH, Roland LENEIS, Roland DOHN, Alexander |
| description | To provide more space for additional circuit elements (coils, capacitors) and/or to allow the accommodation of additional circuit elements required for shielding the circuits, the metallization regions are arranged one over the other in at least two metallization layers. The carrier body has a surface on which sintered metallization regions are arranged in a first metallization layer, said metallization regions carrying electronic components and/or being structured such that the metallization regions form resistors or coils. The metallization regions are covered, together with the components and/or the resistors or coils, by a ceramic plate, and optionally additional metallization regions are arranged in additional metallization layers on the ceramic plate and each metallization region is covered by a ceramic plate. Sintered metallization regions are arranged in a metallization layer for the purpose of accommodating circuit elements on the uppermost ceramic plate facing away from the cooling elements. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP3192097A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP3192097A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP3192097A13</originalsourceid><addsrcrecordid>eNrjZBD0DfUJ8fRxjHQNUnD29_dxDeJhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfGuAcaGlkYGluaOhsZEKAEA9XMdig</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MULTILAYER COOLER</title><source>esp@cenet</source><creator>DILSCH, Roland ; LENEIS, Roland ; DOHN, Alexander</creator><creatorcontrib>DILSCH, Roland ; LENEIS, Roland ; DOHN, Alexander</creatorcontrib><description>To provide more space for additional circuit elements (coils, capacitors) and/or to allow the accommodation of additional circuit elements required for shielding the circuits, the metallization regions are arranged one over the other in at least two metallization layers. The carrier body has a surface on which sintered metallization regions are arranged in a first metallization layer, said metallization regions carrying electronic components and/or being structured such that the metallization regions form resistors or coils. The metallization regions are covered, together with the components and/or the resistors or coils, by a ceramic plate, and optionally additional metallization regions are arranged in additional metallization layers on the ceramic plate and each metallization region is covered by a ceramic plate. Sintered metallization regions are arranged in a metallization layer for the purpose of accommodating circuit elements on the uppermost ceramic plate facing away from the cooling elements.</description><language>eng ; fre ; ger</language><subject>BASIC ELECTRIC ELEMENTS ; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; PRINTED CIRCUITS ; SEMICONDUCTOR DEVICES</subject><creationdate>2017</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20170719&DB=EPODOC&CC=EP&NR=3192097A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20170719&DB=EPODOC&CC=EP&NR=3192097A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>DILSCH, Roland</creatorcontrib><creatorcontrib>LENEIS, Roland</creatorcontrib><creatorcontrib>DOHN, Alexander</creatorcontrib><title>MULTILAYER COOLER</title><description>To provide more space for additional circuit elements (coils, capacitors) and/or to allow the accommodation of additional circuit elements required for shielding the circuits, the metallization regions are arranged one over the other in at least two metallization layers. The carrier body has a surface on which sintered metallization regions are arranged in a first metallization layer, said metallization regions carrying electronic components and/or being structured such that the metallization regions form resistors or coils. The metallization regions are covered, together with the components and/or the resistors or coils, by a ceramic plate, and optionally additional metallization regions are arranged in additional metallization layers on the ceramic plate and each metallization region is covered by a ceramic plate. Sintered metallization regions are arranged in a metallization layer for the purpose of accommodating circuit elements on the uppermost ceramic plate facing away from the cooling elements.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>PRINTED CIRCUITS</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2017</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBD0DfUJ8fRxjHQNUnD29_dxDeJhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfGuAcaGlkYGluaOhsZEKAEA9XMdig</recordid><startdate>20170719</startdate><enddate>20170719</enddate><creator>DILSCH, Roland</creator><creator>LENEIS, Roland</creator><creator>DOHN, Alexander</creator><scope>EVB</scope></search><sort><creationdate>20170719</creationdate><title>MULTILAYER COOLER</title><author>DILSCH, Roland ; LENEIS, Roland ; DOHN, Alexander</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP3192097A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2017</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>PRINTED CIRCUITS</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>DILSCH, Roland</creatorcontrib><creatorcontrib>LENEIS, Roland</creatorcontrib><creatorcontrib>DOHN, Alexander</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>DILSCH, Roland</au><au>LENEIS, Roland</au><au>DOHN, Alexander</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MULTILAYER COOLER</title><date>2017-07-19</date><risdate>2017</risdate><abstract>To provide more space for additional circuit elements (coils, capacitors) and/or to allow the accommodation of additional circuit elements required for shielding the circuits, the metallization regions are arranged one over the other in at least two metallization layers. The carrier body has a surface on which sintered metallization regions are arranged in a first metallization layer, said metallization regions carrying electronic components and/or being structured such that the metallization regions form resistors or coils. The metallization regions are covered, together with the components and/or the resistors or coils, by a ceramic plate, and optionally additional metallization regions are arranged in additional metallization layers on the ceramic plate and each metallization region is covered by a ceramic plate. Sintered metallization regions are arranged in a metallization layer for the purpose of accommodating circuit elements on the uppermost ceramic plate facing away from the cooling elements.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng ; fre ; ger |
| recordid | cdi_epo_espacenet_EP3192097A1 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ELECTRICITY MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS PRINTED CIRCUITS SEMICONDUCTOR DEVICES |
| title | MULTILAYER COOLER |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-07T18%3A42%3A04IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=DILSCH,%20Roland&rft.date=2017-07-19&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP3192097A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |