FLASH MEMORY AND FABRICATING METHOD THEREOF

In some embodiments, a flash memory and a fabricating method thereof is provided. The method includes proving a substrate including multiple memory transistors (101) and selecting transistors (102); forming a functional layer (13) covering outer surfaces of the memory transistors and selecting trans...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: CHIU, Sheng Fen, CHEN, Liang
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator CHIU, Sheng Fen
CHEN, Liang
description In some embodiments, a flash memory and a fabricating method thereof is provided. The method includes proving a substrate including multiple memory transistors (101) and selecting transistors (102); forming a functional layer (13) covering outer surfaces of the memory transistors and selecting transistors, and surfaces of the substrate between adjacent memory transistors and selecting transistors; performing a surface roughening treatment to the functional layer to provide a roughed surface of the functional layer that absorbs water; and forming a dielectric layer (14) using a chemical vapor deposition (CVD) process, the absorbed water is evaporated from the functional layer during the CVD process to form an upward air flow that resists the deposition of the dielectric layer, such that air gaps (15) are formed between adjacent memory transistors, and the dielectric layer covers top surfaces of the plurality of memory transistors and selecting transistors and fills gaps between each selecting transistor and corresponding adjacent memory transistor.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP3163606A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP3163606A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP3163606A13</originalsourceid><addsrcrecordid>eNrjZNB283EM9lDwdfX1D4pUcPRzUXBzdArydHYM8fRzBwqHePi7KIR4uAa5-rvxMLCmJeYUp_JCaW4GBTfXEGcP3dSC_PjU4oLE5NS81JJ41wBjQzNjMwMzR0NjIpQAABcCJE4</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>FLASH MEMORY AND FABRICATING METHOD THEREOF</title><source>esp@cenet</source><creator>CHIU, Sheng Fen ; CHEN, Liang</creator><creatorcontrib>CHIU, Sheng Fen ; CHEN, Liang</creatorcontrib><description>In some embodiments, a flash memory and a fabricating method thereof is provided. The method includes proving a substrate including multiple memory transistors (101) and selecting transistors (102); forming a functional layer (13) covering outer surfaces of the memory transistors and selecting transistors, and surfaces of the substrate between adjacent memory transistors and selecting transistors; performing a surface roughening treatment to the functional layer to provide a roughed surface of the functional layer that absorbs water; and forming a dielectric layer (14) using a chemical vapor deposition (CVD) process, the absorbed water is evaporated from the functional layer during the CVD process to form an upward air flow that resists the deposition of the dielectric layer, such that air gaps (15) are formed between adjacent memory transistors, and the dielectric layer covers top surfaces of the plurality of memory transistors and selecting transistors and fills gaps between each selecting transistor and corresponding adjacent memory transistor.</description><language>eng ; fre ; ger</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2017</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20170503&amp;DB=EPODOC&amp;CC=EP&amp;NR=3163606A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20170503&amp;DB=EPODOC&amp;CC=EP&amp;NR=3163606A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CHIU, Sheng Fen</creatorcontrib><creatorcontrib>CHEN, Liang</creatorcontrib><title>FLASH MEMORY AND FABRICATING METHOD THEREOF</title><description>In some embodiments, a flash memory and a fabricating method thereof is provided. The method includes proving a substrate including multiple memory transistors (101) and selecting transistors (102); forming a functional layer (13) covering outer surfaces of the memory transistors and selecting transistors, and surfaces of the substrate between adjacent memory transistors and selecting transistors; performing a surface roughening treatment to the functional layer to provide a roughed surface of the functional layer that absorbs water; and forming a dielectric layer (14) using a chemical vapor deposition (CVD) process, the absorbed water is evaporated from the functional layer during the CVD process to form an upward air flow that resists the deposition of the dielectric layer, such that air gaps (15) are formed between adjacent memory transistors, and the dielectric layer covers top surfaces of the plurality of memory transistors and selecting transistors and fills gaps between each selecting transistor and corresponding adjacent memory transistor.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2017</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNB283EM9lDwdfX1D4pUcPRzUXBzdArydHYM8fRzBwqHePi7KIR4uAa5-rvxMLCmJeYUp_JCaW4GBTfXEGcP3dSC_PjU4oLE5NS81JJ41wBjQzNjMwMzR0NjIpQAABcCJE4</recordid><startdate>20170503</startdate><enddate>20170503</enddate><creator>CHIU, Sheng Fen</creator><creator>CHEN, Liang</creator><scope>EVB</scope></search><sort><creationdate>20170503</creationdate><title>FLASH MEMORY AND FABRICATING METHOD THEREOF</title><author>CHIU, Sheng Fen ; CHEN, Liang</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP3163606A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2017</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>CHIU, Sheng Fen</creatorcontrib><creatorcontrib>CHEN, Liang</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CHIU, Sheng Fen</au><au>CHEN, Liang</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>FLASH MEMORY AND FABRICATING METHOD THEREOF</title><date>2017-05-03</date><risdate>2017</risdate><abstract>In some embodiments, a flash memory and a fabricating method thereof is provided. The method includes proving a substrate including multiple memory transistors (101) and selecting transistors (102); forming a functional layer (13) covering outer surfaces of the memory transistors and selecting transistors, and surfaces of the substrate between adjacent memory transistors and selecting transistors; performing a surface roughening treatment to the functional layer to provide a roughed surface of the functional layer that absorbs water; and forming a dielectric layer (14) using a chemical vapor deposition (CVD) process, the absorbed water is evaporated from the functional layer during the CVD process to form an upward air flow that resists the deposition of the dielectric layer, such that air gaps (15) are formed between adjacent memory transistors, and the dielectric layer covers top surfaces of the plurality of memory transistors and selecting transistors and fills gaps between each selecting transistor and corresponding adjacent memory transistor.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre ; ger
recordid cdi_epo_espacenet_EP3163606A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title FLASH MEMORY AND FABRICATING METHOD THEREOF
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-18T20%3A50%3A48IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CHIU,%20Sheng%20Fen&rft.date=2017-05-03&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP3163606A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true