INTERCONNECT DEVICE

Interconnect devices are described. In some examples, an interconnect device can be aligned in a first plane and can include a printed circuit board having a tongue portion and a pin portion. The pin portion can include a plurality of pins extending away from the printed circuit board. The interconn...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: HOPKINSON, Ron Alan, TALALAYEV, Anton, LEGGETT, William F, TZIVISKOS, George, STRINGER, Christopher J, MILLER, Ari Parsons, COOPER, Edward J, NARAJOWSKI, David H, LIGTENBERG, Christiaan A, AMINI, Mahmoud R, SILVANTO, Mikael M
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator HOPKINSON, Ron Alan
TALALAYEV, Anton
LEGGETT, William F
TZIVISKOS, George
STRINGER, Christopher J
MILLER, Ari Parsons
COOPER, Edward J
NARAJOWSKI, David H
LIGTENBERG, Christiaan A
AMINI, Mahmoud R
SILVANTO, Mikael M
description Interconnect devices are described. In some examples, an interconnect device can be aligned in a first plane and can include a printed circuit board having a tongue portion and a pin portion. The pin portion can include a plurality of pins extending away from the printed circuit board. The interconnect device can be configured to electrically couple with a main logic board aligned in a second plane. In particular, the plurality of pins can be inserted into corresponding electrical contact locations within the main logic board to form a biplanar connection. The biplanar connection can be made in way that minimizes signal loss for high speed data transfers.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP3151342A2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP3151342A2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP3151342A23</originalsourceid><addsrcrecordid>eNrjZBD29AtxDXL29_NzdQ5RcHEN83R25WFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8a4BxoamhsYmRo5GxkQoAQAj9h3m</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>INTERCONNECT DEVICE</title><source>esp@cenet</source><creator>HOPKINSON, Ron Alan ; TALALAYEV, Anton ; LEGGETT, William F ; TZIVISKOS, George ; STRINGER, Christopher J ; MILLER, Ari Parsons ; COOPER, Edward J ; NARAJOWSKI, David H ; LIGTENBERG, Christiaan A ; AMINI, Mahmoud R ; SILVANTO, Mikael M</creator><creatorcontrib>HOPKINSON, Ron Alan ; TALALAYEV, Anton ; LEGGETT, William F ; TZIVISKOS, George ; STRINGER, Christopher J ; MILLER, Ari Parsons ; COOPER, Edward J ; NARAJOWSKI, David H ; LIGTENBERG, Christiaan A ; AMINI, Mahmoud R ; SILVANTO, Mikael M</creatorcontrib><description>Interconnect devices are described. In some examples, an interconnect device can be aligned in a first plane and can include a printed circuit board having a tongue portion and a pin portion. The pin portion can include a plurality of pins extending away from the printed circuit board. The interconnect device can be configured to electrically couple with a main logic board aligned in a second plane. In particular, the plurality of pins can be inserted into corresponding electrical contact locations within the main logic board to form a biplanar connection. The biplanar connection can be made in way that minimizes signal loss for high speed data transfers.</description><language>eng ; fre ; ger</language><subject>BASIC ELECTRIC ELEMENTS ; CURRENT COLLECTORS ; ELECTRICITY ; LINE CONNECTORS</subject><creationdate>2017</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20170405&amp;DB=EPODOC&amp;CC=EP&amp;NR=3151342A2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,778,883,25551,76304</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20170405&amp;DB=EPODOC&amp;CC=EP&amp;NR=3151342A2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>HOPKINSON, Ron Alan</creatorcontrib><creatorcontrib>TALALAYEV, Anton</creatorcontrib><creatorcontrib>LEGGETT, William F</creatorcontrib><creatorcontrib>TZIVISKOS, George</creatorcontrib><creatorcontrib>STRINGER, Christopher J</creatorcontrib><creatorcontrib>MILLER, Ari Parsons</creatorcontrib><creatorcontrib>COOPER, Edward J</creatorcontrib><creatorcontrib>NARAJOWSKI, David H</creatorcontrib><creatorcontrib>LIGTENBERG, Christiaan A</creatorcontrib><creatorcontrib>AMINI, Mahmoud R</creatorcontrib><creatorcontrib>SILVANTO, Mikael M</creatorcontrib><title>INTERCONNECT DEVICE</title><description>Interconnect devices are described. In some examples, an interconnect device can be aligned in a first plane and can include a printed circuit board having a tongue portion and a pin portion. The pin portion can include a plurality of pins extending away from the printed circuit board. The interconnect device can be configured to electrically couple with a main logic board aligned in a second plane. In particular, the plurality of pins can be inserted into corresponding electrical contact locations within the main logic board to form a biplanar connection. The biplanar connection can be made in way that minimizes signal loss for high speed data transfers.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CURRENT COLLECTORS</subject><subject>ELECTRICITY</subject><subject>LINE CONNECTORS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2017</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBD29AtxDXL29_NzdQ5RcHEN83R25WFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8a4BxoamhsYmRo5GxkQoAQAj9h3m</recordid><startdate>20170405</startdate><enddate>20170405</enddate><creator>HOPKINSON, Ron Alan</creator><creator>TALALAYEV, Anton</creator><creator>LEGGETT, William F</creator><creator>TZIVISKOS, George</creator><creator>STRINGER, Christopher J</creator><creator>MILLER, Ari Parsons</creator><creator>COOPER, Edward J</creator><creator>NARAJOWSKI, David H</creator><creator>LIGTENBERG, Christiaan A</creator><creator>AMINI, Mahmoud R</creator><creator>SILVANTO, Mikael M</creator><scope>EVB</scope></search><sort><creationdate>20170405</creationdate><title>INTERCONNECT DEVICE</title><author>HOPKINSON, Ron Alan ; TALALAYEV, Anton ; LEGGETT, William F ; TZIVISKOS, George ; STRINGER, Christopher J ; MILLER, Ari Parsons ; COOPER, Edward J ; NARAJOWSKI, David H ; LIGTENBERG, Christiaan A ; AMINI, Mahmoud R ; SILVANTO, Mikael M</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP3151342A23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2017</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CURRENT COLLECTORS</topic><topic>ELECTRICITY</topic><topic>LINE CONNECTORS</topic><toplevel>online_resources</toplevel><creatorcontrib>HOPKINSON, Ron Alan</creatorcontrib><creatorcontrib>TALALAYEV, Anton</creatorcontrib><creatorcontrib>LEGGETT, William F</creatorcontrib><creatorcontrib>TZIVISKOS, George</creatorcontrib><creatorcontrib>STRINGER, Christopher J</creatorcontrib><creatorcontrib>MILLER, Ari Parsons</creatorcontrib><creatorcontrib>COOPER, Edward J</creatorcontrib><creatorcontrib>NARAJOWSKI, David H</creatorcontrib><creatorcontrib>LIGTENBERG, Christiaan A</creatorcontrib><creatorcontrib>AMINI, Mahmoud R</creatorcontrib><creatorcontrib>SILVANTO, Mikael M</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>HOPKINSON, Ron Alan</au><au>TALALAYEV, Anton</au><au>LEGGETT, William F</au><au>TZIVISKOS, George</au><au>STRINGER, Christopher J</au><au>MILLER, Ari Parsons</au><au>COOPER, Edward J</au><au>NARAJOWSKI, David H</au><au>LIGTENBERG, Christiaan A</au><au>AMINI, Mahmoud R</au><au>SILVANTO, Mikael M</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>INTERCONNECT DEVICE</title><date>2017-04-05</date><risdate>2017</risdate><abstract>Interconnect devices are described. In some examples, an interconnect device can be aligned in a first plane and can include a printed circuit board having a tongue portion and a pin portion. The pin portion can include a plurality of pins extending away from the printed circuit board. The interconnect device can be configured to electrically couple with a main logic board aligned in a second plane. In particular, the plurality of pins can be inserted into corresponding electrical contact locations within the main logic board to form a biplanar connection. The biplanar connection can be made in way that minimizes signal loss for high speed data transfers.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre ; ger
recordid cdi_epo_espacenet_EP3151342A2
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
CURRENT COLLECTORS
ELECTRICITY
LINE CONNECTORS
title INTERCONNECT DEVICE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-15T12%3A15%3A16IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=HOPKINSON,%20Ron%20Alan&rft.date=2017-04-05&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP3151342A2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true