LOW LATENCY SERIAL DATA ENCODING SCHEME FOR ENHANCED BURST ERROR IMMUNITY
A high performance computing system and method communicate data packets between computing nodes on a multi-lane communications link using a modified header bit encoding. Each data packet is provided with flow control information and error detection information, then divided into per-lane payloads. S...
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Patent |
| Sprache: | eng ; fre ; ger |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | DE RYCKERE, Jonn, Francis SIKKINK, Mark, Ronald |
| description | A high performance computing system and method communicate data packets between computing nodes on a multi-lane communications link using a modified header bit encoding. Each data packet is provided with flow control information and error detection information, then divided into per-lane payloads. Sync header bits for each payload are added to the payloads in non-adjacent locations, thereby decreasing the probability that a single correlated burst error will invert both header bits. The encoded blocks that include the payload and the interspersed header bits are then simultaneously transmitted on the multiple lanes for reception, error detection, and reassembly by a receiving computing node. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP3123333A4</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP3123333A4</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP3123333A43</originalsourceid><addsrcrecordid>eNrjZPD08Q9X8HEMcfVzjlQIdg3ydPRRcHEMcVQACvi7ePq5KwQ7e7j6uiq4-QcBxTwc_ZxdXRScQoOCQxRcg4KAgp6-vqF-niGRPAysaYk5xam8UJqbQcHNNcTZQze1ID8-tbggMTk1L7Uk3jXA2NDIGAgcTYyJUAIAwc4sjQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>LOW LATENCY SERIAL DATA ENCODING SCHEME FOR ENHANCED BURST ERROR IMMUNITY</title><source>esp@cenet</source><creator>DE RYCKERE, Jonn, Francis ; SIKKINK, Mark, Ronald</creator><creatorcontrib>DE RYCKERE, Jonn, Francis ; SIKKINK, Mark, Ronald</creatorcontrib><description>A high performance computing system and method communicate data packets between computing nodes on a multi-lane communications link using a modified header bit encoding. Each data packet is provided with flow control information and error detection information, then divided into per-lane payloads. Sync header bits for each payload are added to the payloads in non-adjacent locations, thereby decreasing the probability that a single correlated burst error will invert both header bits. The encoded blocks that include the payload and the interspersed header bits are then simultaneously transmitted on the multiple lanes for reception, error detection, and reassembly by a receiving computing node.</description><language>eng ; fre ; ger</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRICITY ; PHYSICS ; TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><creationdate>2018</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20180110&DB=EPODOC&CC=EP&NR=3123333A4$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20180110&DB=EPODOC&CC=EP&NR=3123333A4$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>DE RYCKERE, Jonn, Francis</creatorcontrib><creatorcontrib>SIKKINK, Mark, Ronald</creatorcontrib><title>LOW LATENCY SERIAL DATA ENCODING SCHEME FOR ENHANCED BURST ERROR IMMUNITY</title><description>A high performance computing system and method communicate data packets between computing nodes on a multi-lane communications link using a modified header bit encoding. Each data packet is provided with flow control information and error detection information, then divided into per-lane payloads. Sync header bits for each payload are added to the payloads in non-adjacent locations, thereby decreasing the probability that a single correlated burst error will invert both header bits. The encoded blocks that include the payload and the interspersed header bits are then simultaneously transmitted on the multiple lanes for reception, error detection, and reassembly by a receiving computing node.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><subject>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2018</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPD08Q9X8HEMcfVzjlQIdg3ydPRRcHEMcVQACvi7ePq5KwQ7e7j6uiq4-QcBxTwc_ZxdXRScQoOCQxRcg4KAgp6-vqF-niGRPAysaYk5xam8UJqbQcHNNcTZQze1ID8-tbggMTk1L7Uk3jXA2NDIGAgcTYyJUAIAwc4sjQ</recordid><startdate>20180110</startdate><enddate>20180110</enddate><creator>DE RYCKERE, Jonn, Francis</creator><creator>SIKKINK, Mark, Ronald</creator><scope>EVB</scope></search><sort><creationdate>20180110</creationdate><title>LOW LATENCY SERIAL DATA ENCODING SCHEME FOR ENHANCED BURST ERROR IMMUNITY</title><author>DE RYCKERE, Jonn, Francis ; SIKKINK, Mark, Ronald</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP3123333A43</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2018</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><topic>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</topic><toplevel>online_resources</toplevel><creatorcontrib>DE RYCKERE, Jonn, Francis</creatorcontrib><creatorcontrib>SIKKINK, Mark, Ronald</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>DE RYCKERE, Jonn, Francis</au><au>SIKKINK, Mark, Ronald</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>LOW LATENCY SERIAL DATA ENCODING SCHEME FOR ENHANCED BURST ERROR IMMUNITY</title><date>2018-01-10</date><risdate>2018</risdate><abstract>A high performance computing system and method communicate data packets between computing nodes on a multi-lane communications link using a modified header bit encoding. Each data packet is provided with flow control information and error detection information, then divided into per-lane payloads. Sync header bits for each payload are added to the payloads in non-adjacent locations, thereby decreasing the probability that a single correlated burst error will invert both header bits. The encoded blocks that include the payload and the interspersed header bits are then simultaneously transmitted on the multiple lanes for reception, error detection, and reassembly by a receiving computing node.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng ; fre ; ger |
| recordid | cdi_epo_espacenet_EP3123333A4 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC COMMUNICATION TECHNIQUE ELECTRIC DIGITAL DATA PROCESSING ELECTRICITY PHYSICS TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION |
| title | LOW LATENCY SERIAL DATA ENCODING SCHEME FOR ENHANCED BURST ERROR IMMUNITY |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-01T02%3A57%3A15IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=DE%20RYCKERE,%20Jonn,%20Francis&rft.date=2018-01-10&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP3123333A4%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |