POWER SEMICONDUCTOR DEVICE

POWER SEMICONDUCTOR DEVICE

A power semiconductor device is disclosed having a power semiconductor element with an upper and lower side, the upper side being located opposite to the lower side; a first and second electrode, and a housing, wherein the power semiconductor element is arranged between the first and second electrod...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: HOMOLA, JAROSLAV, RADVAN, LADISLAV, DORT, LADISLAV
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator HOMOLA, JAROSLAV
RADVAN, LADISLAV
DORT, LADISLAV
description A power semiconductor device is disclosed having a power semiconductor element with an upper and lower side, the upper side being located opposite to the lower side; a first and second electrode, and a housing, wherein the power semiconductor element is arranged between the first and second electrode such, that the upper side comprises a first contact portion being in contact with the first electrode and a first free portion not being in contact with the first electrode, and wherein the lower side at least comprises a second contact portion being in contact with the second electrode, and wherein a channel is provided fluidly connecting at least a part of the first free portion with a predetermined degassing point of the housing for guiding an overpressure, which overpressure results from plasma and/or gas occurring in a failure mode, from the first free portion to the predetermined degassing point.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP3097585A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP3097585A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP3097585A13</originalsourceid><addsrcrecordid>eNrjZJAK8A93DVIIdvX1dPb3cwl1DvEPUnBxDfN0duVhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfGuAcYGluamFqaOhsZEKAEABNwgDw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>POWER SEMICONDUCTOR DEVICE</title><source>esp@cenet</source><creator>HOMOLA, JAROSLAV ; RADVAN, LADISLAV ; DORT, LADISLAV</creator><creatorcontrib>HOMOLA, JAROSLAV ; RADVAN, LADISLAV ; DORT, LADISLAV</creatorcontrib><description>A power semiconductor device is disclosed having a power semiconductor element with an upper and lower side, the upper side being located opposite to the lower side; a first and second electrode, and a housing, wherein the power semiconductor element is arranged between the first and second electrode such, that the upper side comprises a first contact portion being in contact with the first electrode and a first free portion not being in contact with the first electrode, and wherein the lower side at least comprises a second contact portion being in contact with the second electrode, and wherein a channel is provided fluidly connecting at least a part of the first free portion with a predetermined degassing point of the housing for guiding an overpressure, which overpressure results from plasma and/or gas occurring in a failure mode, from the first free portion to the predetermined degassing point.</description><language>eng ; fre ; ger</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2016</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20161130&amp;DB=EPODOC&amp;CC=EP&amp;NR=3097585A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20161130&amp;DB=EPODOC&amp;CC=EP&amp;NR=3097585A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>HOMOLA, JAROSLAV</creatorcontrib><creatorcontrib>RADVAN, LADISLAV</creatorcontrib><creatorcontrib>DORT, LADISLAV</creatorcontrib><title>POWER SEMICONDUCTOR DEVICE</title><description>A power semiconductor device is disclosed having a power semiconductor element with an upper and lower side, the upper side being located opposite to the lower side; a first and second electrode, and a housing, wherein the power semiconductor element is arranged between the first and second electrode such, that the upper side comprises a first contact portion being in contact with the first electrode and a first free portion not being in contact with the first electrode, and wherein the lower side at least comprises a second contact portion being in contact with the second electrode, and wherein a channel is provided fluidly connecting at least a part of the first free portion with a predetermined degassing point of the housing for guiding an overpressure, which overpressure results from plasma and/or gas occurring in a failure mode, from the first free portion to the predetermined degassing point.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2016</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZJAK8A93DVIIdvX1dPb3cwl1DvEPUnBxDfN0duVhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfGuAcYGluamFqaOhsZEKAEABNwgDw</recordid><startdate>20161130</startdate><enddate>20161130</enddate><creator>HOMOLA, JAROSLAV</creator><creator>RADVAN, LADISLAV</creator><creator>DORT, LADISLAV</creator><scope>EVB</scope></search><sort><creationdate>20161130</creationdate><title>POWER SEMICONDUCTOR DEVICE</title><author>HOMOLA, JAROSLAV ; RADVAN, LADISLAV ; DORT, LADISLAV</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP3097585A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2016</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>HOMOLA, JAROSLAV</creatorcontrib><creatorcontrib>RADVAN, LADISLAV</creatorcontrib><creatorcontrib>DORT, LADISLAV</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>HOMOLA, JAROSLAV</au><au>RADVAN, LADISLAV</au><au>DORT, LADISLAV</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>POWER SEMICONDUCTOR DEVICE</title><date>2016-11-30</date><risdate>2016</risdate><abstract>A power semiconductor device is disclosed having a power semiconductor element with an upper and lower side, the upper side being located opposite to the lower side; a first and second electrode, and a housing, wherein the power semiconductor element is arranged between the first and second electrode such, that the upper side comprises a first contact portion being in contact with the first electrode and a first free portion not being in contact with the first electrode, and wherein the lower side at least comprises a second contact portion being in contact with the second electrode, and wherein a channel is provided fluidly connecting at least a part of the first free portion with a predetermined degassing point of the housing for guiding an overpressure, which overpressure results from plasma and/or gas occurring in a failure mode, from the first free portion to the predetermined degassing point.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre ; ger
recordid cdi_epo_espacenet_EP3097585A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title POWER SEMICONDUCTOR DEVICE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-23T19%3A06%3A00IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=HOMOLA,%20JAROSLAV&rft.date=2016-11-30&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP3097585A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true