HIERARCHICAL AND PARALLEL PARTITION NETWORKS
In accordance with the present description, provided are hierarchical and parallel partition networks which include a plurality of parallel partition packet networks for interconnecting components on one or more integrated circuit dies. In one embodiment, each parallel partition packet network is in...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Patent |
| Sprache: | eng ; fre ; ger |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | MISHRA, ASIT K DUNNING, DAVID S DAVID, HOWARD S |
| description | In accordance with the present description, provided are hierarchical and parallel partition networks which include a plurality of parallel partition packet networks for interconnecting components on one or more integrated circuit dies. In one embodiment, each parallel partition packet network is independent of the other parallel partition packet networks and has a unit level switch at a unit hierarchical level. In another aspect, each parallel partition packet network has a unit-to-unit level switch at a unit-to-unit hierarchical level. Other aspects are described herein. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP3084629A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP3084629A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP3084629A13</originalsourceid><addsrcrecordid>eNrjZNDx8HQNcgxy9vB0dvRRcPRzUQhwDHL08XH1ATFCPEM8_f0U_FxDwv2DvIN5GFjTEnOKU3mhNDeDgptriLOHbmpBfnxqcUFicmpeakm8a4CxgYWJmZGlo6ExEUoAWWIk8Q</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>HIERARCHICAL AND PARALLEL PARTITION NETWORKS</title><source>esp@cenet</source><creator>MISHRA, ASIT K ; DUNNING, DAVID S ; DAVID, HOWARD S</creator><creatorcontrib>MISHRA, ASIT K ; DUNNING, DAVID S ; DAVID, HOWARD S</creatorcontrib><description>In accordance with the present description, provided are hierarchical and parallel partition networks which include a plurality of parallel partition packet networks for interconnecting components on one or more integrated circuit dies. In one embodiment, each parallel partition packet network is independent of the other parallel partition packet networks and has a unit level switch at a unit hierarchical level. In another aspect, each parallel partition packet network has a unit-to-unit level switch at a unit-to-unit hierarchical level. Other aspects are described herein.</description><language>eng ; fre ; ger</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2016</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20161026&DB=EPODOC&CC=EP&NR=3084629A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20161026&DB=EPODOC&CC=EP&NR=3084629A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MISHRA, ASIT K</creatorcontrib><creatorcontrib>DUNNING, DAVID S</creatorcontrib><creatorcontrib>DAVID, HOWARD S</creatorcontrib><title>HIERARCHICAL AND PARALLEL PARTITION NETWORKS</title><description>In accordance with the present description, provided are hierarchical and parallel partition networks which include a plurality of parallel partition packet networks for interconnecting components on one or more integrated circuit dies. In one embodiment, each parallel partition packet network is independent of the other parallel partition packet networks and has a unit level switch at a unit hierarchical level. In another aspect, each parallel partition packet network has a unit-to-unit level switch at a unit-to-unit hierarchical level. Other aspects are described herein.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2016</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNDx8HQNcgxy9vB0dvRRcPRzUQhwDHL08XH1ATFCPEM8_f0U_FxDwv2DvIN5GFjTEnOKU3mhNDeDgptriLOHbmpBfnxqcUFicmpeakm8a4CxgYWJmZGlo6ExEUoAWWIk8Q</recordid><startdate>20161026</startdate><enddate>20161026</enddate><creator>MISHRA, ASIT K</creator><creator>DUNNING, DAVID S</creator><creator>DAVID, HOWARD S</creator><scope>EVB</scope></search><sort><creationdate>20161026</creationdate><title>HIERARCHICAL AND PARALLEL PARTITION NETWORKS</title><author>MISHRA, ASIT K ; DUNNING, DAVID S ; DAVID, HOWARD S</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP3084629A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2016</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>MISHRA, ASIT K</creatorcontrib><creatorcontrib>DUNNING, DAVID S</creatorcontrib><creatorcontrib>DAVID, HOWARD S</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MISHRA, ASIT K</au><au>DUNNING, DAVID S</au><au>DAVID, HOWARD S</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>HIERARCHICAL AND PARALLEL PARTITION NETWORKS</title><date>2016-10-26</date><risdate>2016</risdate><abstract>In accordance with the present description, provided are hierarchical and parallel partition networks which include a plurality of parallel partition packet networks for interconnecting components on one or more integrated circuit dies. In one embodiment, each parallel partition packet network is independent of the other parallel partition packet networks and has a unit level switch at a unit hierarchical level. In another aspect, each parallel partition packet network has a unit-to-unit level switch at a unit-to-unit hierarchical level. Other aspects are described herein.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng ; fre ; ger |
| recordid | cdi_epo_espacenet_EP3084629A1 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | HIERARCHICAL AND PARALLEL PARTITION NETWORKS |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-05T21%3A22%3A40IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MISHRA,%20ASIT%20K&rft.date=2016-10-26&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP3084629A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |