STATIC DATA BUS ADDRESS ALLOCATION

The present invention relates to a data bus node integrated circuit (1) comprising at least one static address selection terminal (3) and a detecting circuit (4) for detecting a state of the address selection terminal (3). The IC also comprises a communication circuit (5) for data communication over...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: VANDERSTEEGEN, PETER
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!