DIRECT SNOOP INTERVENTION

A low latency cache intervention mechanism implements a snoop filter to dynamically select an intervener cache for a cache "hit" in a multiprocessor architecture of a computer system. The selection of the intervener is based on variables such as latency, topology, frequency, utilization, l...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: GANASAN, JAYA PRAKASH SUBRAMANIAM, PANAVICH, JASON LAWRENCE, TRUONG, THUONG Q, SPEIER, THOMAS PHILIP, ROBINSON, ERIC F, MCDONALD, JOSEPH G
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator GANASAN, JAYA PRAKASH SUBRAMANIAM
PANAVICH, JASON LAWRENCE
TRUONG, THUONG Q
SPEIER, THOMAS PHILIP
ROBINSON, ERIC F
MCDONALD, JOSEPH G
description A low latency cache intervention mechanism implements a snoop filter to dynamically select an intervener cache for a cache "hit" in a multiprocessor architecture of a computer system. The selection of the intervener is based on variables such as latency, topology, frequency, utilization, load, wear balance, and/or power state of the computer system.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP3044683A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP3044683A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP3044683A13</originalsourceid><addsrcrecordid>eNrjZJB08QxydQ5RCPbz9w9Q8PQLcQ0Kc_UL8fT342FgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8a4BxgYmJmYWxo6GxkQoAQDqPh_P</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>DIRECT SNOOP INTERVENTION</title><source>esp@cenet</source><creator>GANASAN, JAYA PRAKASH SUBRAMANIAM ; PANAVICH, JASON LAWRENCE ; TRUONG, THUONG Q ; SPEIER, THOMAS PHILIP ; ROBINSON, ERIC F ; MCDONALD, JOSEPH G</creator><creatorcontrib>GANASAN, JAYA PRAKASH SUBRAMANIAM ; PANAVICH, JASON LAWRENCE ; TRUONG, THUONG Q ; SPEIER, THOMAS PHILIP ; ROBINSON, ERIC F ; MCDONALD, JOSEPH G</creatorcontrib><description>A low latency cache intervention mechanism implements a snoop filter to dynamically select an intervener cache for a cache "hit" in a multiprocessor architecture of a computer system. The selection of the intervener is based on variables such as latency, topology, frequency, utilization, load, wear balance, and/or power state of the computer system.</description><language>eng ; fre ; ger</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2016</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20160720&amp;DB=EPODOC&amp;CC=EP&amp;NR=3044683A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20160720&amp;DB=EPODOC&amp;CC=EP&amp;NR=3044683A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>GANASAN, JAYA PRAKASH SUBRAMANIAM</creatorcontrib><creatorcontrib>PANAVICH, JASON LAWRENCE</creatorcontrib><creatorcontrib>TRUONG, THUONG Q</creatorcontrib><creatorcontrib>SPEIER, THOMAS PHILIP</creatorcontrib><creatorcontrib>ROBINSON, ERIC F</creatorcontrib><creatorcontrib>MCDONALD, JOSEPH G</creatorcontrib><title>DIRECT SNOOP INTERVENTION</title><description>A low latency cache intervention mechanism implements a snoop filter to dynamically select an intervener cache for a cache "hit" in a multiprocessor architecture of a computer system. The selection of the intervener is based on variables such as latency, topology, frequency, utilization, load, wear balance, and/or power state of the computer system.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2016</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZJB08QxydQ5RCPbz9w9Q8PQLcQ0Kc_UL8fT342FgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8a4BxgYmJmYWxo6GxkQoAQDqPh_P</recordid><startdate>20160720</startdate><enddate>20160720</enddate><creator>GANASAN, JAYA PRAKASH SUBRAMANIAM</creator><creator>PANAVICH, JASON LAWRENCE</creator><creator>TRUONG, THUONG Q</creator><creator>SPEIER, THOMAS PHILIP</creator><creator>ROBINSON, ERIC F</creator><creator>MCDONALD, JOSEPH G</creator><scope>EVB</scope></search><sort><creationdate>20160720</creationdate><title>DIRECT SNOOP INTERVENTION</title><author>GANASAN, JAYA PRAKASH SUBRAMANIAM ; PANAVICH, JASON LAWRENCE ; TRUONG, THUONG Q ; SPEIER, THOMAS PHILIP ; ROBINSON, ERIC F ; MCDONALD, JOSEPH G</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP3044683A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2016</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>GANASAN, JAYA PRAKASH SUBRAMANIAM</creatorcontrib><creatorcontrib>PANAVICH, JASON LAWRENCE</creatorcontrib><creatorcontrib>TRUONG, THUONG Q</creatorcontrib><creatorcontrib>SPEIER, THOMAS PHILIP</creatorcontrib><creatorcontrib>ROBINSON, ERIC F</creatorcontrib><creatorcontrib>MCDONALD, JOSEPH G</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>GANASAN, JAYA PRAKASH SUBRAMANIAM</au><au>PANAVICH, JASON LAWRENCE</au><au>TRUONG, THUONG Q</au><au>SPEIER, THOMAS PHILIP</au><au>ROBINSON, ERIC F</au><au>MCDONALD, JOSEPH G</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>DIRECT SNOOP INTERVENTION</title><date>2016-07-20</date><risdate>2016</risdate><abstract>A low latency cache intervention mechanism implements a snoop filter to dynamically select an intervener cache for a cache "hit" in a multiprocessor architecture of a computer system. The selection of the intervener is based on variables such as latency, topology, frequency, utilization, load, wear balance, and/or power state of the computer system.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre ; ger
recordid cdi_epo_espacenet_EP3044683A1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title DIRECT SNOOP INTERVENTION
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-08T04%3A13%3A20IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=GANASAN,%20JAYA%20PRAKASH%20SUBRAMANIAM&rft.date=2016-07-20&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP3044683A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true