FLAT ELECTRIC WIRE, MANUFACTURING METHOD THEREOF, AND ELECTRIC DEVICE
A rectangular wire having: a multilayer conductor member constructed by stacking, in a thickness direction, a rectangular metallic conductor that has a layer of a first thermoplastic resin formed on the outer periphery thereof, the first thermoplastic resin being a non-crystalline resin having no me...
Gespeichert in:
| Hauptverfasser: | , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng ; fre ; ger |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | KANEIWA, Hiroshi KAJI, Takefumi FUKUDA, Hideo AOI, Tsuneo FUJIWARA, Dai |
| description | A rectangular wire having: a multilayer conductor member constructed by stacking, in a thickness direction, a rectangular metallic conductor that has a layer of a first thermoplastic resin formed on the outer periphery thereof, the first thermoplastic resin being a non-crystalline resin having no melting point or a crystalline resin having an amide bond; and a layer of a second thermoplastic resin having a melting point of 300°C or more on the outer periphery of the multilayer conductor member. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP3043356A4</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP3043356A4</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP3043356A43</originalsourceid><addsrcrecordid>eNrjZHB183EMUXD1cXUOCfJ0Vgj3DHLVUfB19At1c3QOCQ3y9HNX8HUN8fB3UQjxcA1y9XfTUXD0c0FocHEN83R25WFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8a4BxgYmxsamZo4mxkQoAQAAkys7</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>FLAT ELECTRIC WIRE, MANUFACTURING METHOD THEREOF, AND ELECTRIC DEVICE</title><source>esp@cenet</source><creator>KANEIWA, Hiroshi ; KAJI, Takefumi ; FUKUDA, Hideo ; AOI, Tsuneo ; FUJIWARA, Dai</creator><creatorcontrib>KANEIWA, Hiroshi ; KAJI, Takefumi ; FUKUDA, Hideo ; AOI, Tsuneo ; FUJIWARA, Dai</creatorcontrib><description>A rectangular wire having: a multilayer conductor member constructed by stacking, in a thickness direction, a rectangular metallic conductor that has a layer of a first thermoplastic resin formed on the outer periphery thereof, the first thermoplastic resin being a non-crystalline resin having no melting point or a crystalline resin having an amide bond; and a layer of a second thermoplastic resin having a melting point of 300°C or more on the outer periphery of the multilayer conductor member.</description><language>eng ; fre ; ger</language><subject>BASIC ELECTRIC ELEMENTS ; CABLES ; CONDUCTORS ; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER ; DYNAMO-ELECTRIC MACHINES ; ELECTRICITY ; GENERATION ; INDUCTANCES ; INSULATORS ; LAYERED PRODUCTS ; LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM ; MAGNETS ; PERFORMING OPERATIONS ; SELECTION OF MATERIALS FOR THEIR CONDUCTIVE, INSULATING ORDIELECTRIC PROPERTIES ; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES ; TRANSFORMERS ; TRANSPORTING</subject><creationdate>2017</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20170517&DB=EPODOC&CC=EP&NR=3043356A4$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25544,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20170517&DB=EPODOC&CC=EP&NR=3043356A4$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KANEIWA, Hiroshi</creatorcontrib><creatorcontrib>KAJI, Takefumi</creatorcontrib><creatorcontrib>FUKUDA, Hideo</creatorcontrib><creatorcontrib>AOI, Tsuneo</creatorcontrib><creatorcontrib>FUJIWARA, Dai</creatorcontrib><title>FLAT ELECTRIC WIRE, MANUFACTURING METHOD THEREOF, AND ELECTRIC DEVICE</title><description>A rectangular wire having: a multilayer conductor member constructed by stacking, in a thickness direction, a rectangular metallic conductor that has a layer of a first thermoplastic resin formed on the outer periphery thereof, the first thermoplastic resin being a non-crystalline resin having no melting point or a crystalline resin having an amide bond; and a layer of a second thermoplastic resin having a melting point of 300°C or more on the outer periphery of the multilayer conductor member.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CABLES</subject><subject>CONDUCTORS</subject><subject>CONVERSION OR DISTRIBUTION OF ELECTRIC POWER</subject><subject>DYNAMO-ELECTRIC MACHINES</subject><subject>ELECTRICITY</subject><subject>GENERATION</subject><subject>INDUCTANCES</subject><subject>INSULATORS</subject><subject>LAYERED PRODUCTS</subject><subject>LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM</subject><subject>MAGNETS</subject><subject>PERFORMING OPERATIONS</subject><subject>SELECTION OF MATERIALS FOR THEIR CONDUCTIVE, INSULATING ORDIELECTRIC PROPERTIES</subject><subject>SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES</subject><subject>TRANSFORMERS</subject><subject>TRANSPORTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2017</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHB183EMUXD1cXUOCfJ0Vgj3DHLVUfB19At1c3QOCQ3y9HNX8HUN8fB3UQjxcA1y9XfTUXD0c0FocHEN83R25WFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8a4BxgYmxsamZo4mxkQoAQAAkys7</recordid><startdate>20170517</startdate><enddate>20170517</enddate><creator>KANEIWA, Hiroshi</creator><creator>KAJI, Takefumi</creator><creator>FUKUDA, Hideo</creator><creator>AOI, Tsuneo</creator><creator>FUJIWARA, Dai</creator><scope>EVB</scope></search><sort><creationdate>20170517</creationdate><title>FLAT ELECTRIC WIRE, MANUFACTURING METHOD THEREOF, AND ELECTRIC DEVICE</title><author>KANEIWA, Hiroshi ; KAJI, Takefumi ; FUKUDA, Hideo ; AOI, Tsuneo ; FUJIWARA, Dai</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP3043356A43</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2017</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CABLES</topic><topic>CONDUCTORS</topic><topic>CONVERSION OR DISTRIBUTION OF ELECTRIC POWER</topic><topic>DYNAMO-ELECTRIC MACHINES</topic><topic>ELECTRICITY</topic><topic>GENERATION</topic><topic>INDUCTANCES</topic><topic>INSULATORS</topic><topic>LAYERED PRODUCTS</topic><topic>LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM</topic><topic>MAGNETS</topic><topic>PERFORMING OPERATIONS</topic><topic>SELECTION OF MATERIALS FOR THEIR CONDUCTIVE, INSULATING ORDIELECTRIC PROPERTIES</topic><topic>SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES</topic><topic>TRANSFORMERS</topic><topic>TRANSPORTING</topic><toplevel>online_resources</toplevel><creatorcontrib>KANEIWA, Hiroshi</creatorcontrib><creatorcontrib>KAJI, Takefumi</creatorcontrib><creatorcontrib>FUKUDA, Hideo</creatorcontrib><creatorcontrib>AOI, Tsuneo</creatorcontrib><creatorcontrib>FUJIWARA, Dai</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KANEIWA, Hiroshi</au><au>KAJI, Takefumi</au><au>FUKUDA, Hideo</au><au>AOI, Tsuneo</au><au>FUJIWARA, Dai</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>FLAT ELECTRIC WIRE, MANUFACTURING METHOD THEREOF, AND ELECTRIC DEVICE</title><date>2017-05-17</date><risdate>2017</risdate><abstract>A rectangular wire having: a multilayer conductor member constructed by stacking, in a thickness direction, a rectangular metallic conductor that has a layer of a first thermoplastic resin formed on the outer periphery thereof, the first thermoplastic resin being a non-crystalline resin having no melting point or a crystalline resin having an amide bond; and a layer of a second thermoplastic resin having a melting point of 300°C or more on the outer periphery of the multilayer conductor member.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng ; fre ; ger |
| recordid | cdi_epo_espacenet_EP3043356A4 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS CABLES CONDUCTORS CONVERSION OR DISTRIBUTION OF ELECTRIC POWER DYNAMO-ELECTRIC MACHINES ELECTRICITY GENERATION INDUCTANCES INSULATORS LAYERED PRODUCTS LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM MAGNETS PERFORMING OPERATIONS SELECTION OF MATERIALS FOR THEIR CONDUCTIVE, INSULATING ORDIELECTRIC PROPERTIES SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES TRANSFORMERS TRANSPORTING |
| title | FLAT ELECTRIC WIRE, MANUFACTURING METHOD THEREOF, AND ELECTRIC DEVICE |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-28T05%3A46%3A52IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KANEIWA,%20Hiroshi&rft.date=2017-05-17&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP3043356A4%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |