LENGTH-OF-DIFFUSION PROTECTED CIRCUIT AND METHOD OF DESIGN
A circuit includes a pulsed-latch circuit. The pulsed-latch circuit includes a first plurality of transistors. One or more of the first plurality of transistors is length-of-diffusion (LOD) protected.
Gespeichert in:
| Hauptverfasser: | , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng ; fre ; ger |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | BELLUR, KASHYAP RAMACHANDRA PATEL, PRAYAG BHANUBHAI KAMAL, PRATYUSH SAINT-LAURENT, MARTIN CHINTARLAPALLI REDDY, HARIKRISHNA TERZIOGLU, ESIN |
| description | A circuit includes a pulsed-latch circuit. The pulsed-latch circuit includes a first plurality of transistors. One or more of the first plurality of transistors is length-of-diffusion (LOD) protected. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP3005183A2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP3005183A2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP3005183A23</originalsourceid><addsrcrecordid>eNrjZLDycfVzD_HQ9XfTdfF0cwsN9vT3UwgI8g9xdQ5xdVFw9gxyDvUMUXD0c1HwdQ3x8HdR8HdTcHEN9nT342FgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8a4BxgYGpoYWxo5GxkQoAQBYUihr</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>LENGTH-OF-DIFFUSION PROTECTED CIRCUIT AND METHOD OF DESIGN</title><source>esp@cenet</source><creator>BELLUR, KASHYAP RAMACHANDRA ; PATEL, PRAYAG BHANUBHAI ; KAMAL, PRATYUSH ; SAINT-LAURENT, MARTIN ; CHINTARLAPALLI REDDY, HARIKRISHNA ; TERZIOGLU, ESIN</creator><creatorcontrib>BELLUR, KASHYAP RAMACHANDRA ; PATEL, PRAYAG BHANUBHAI ; KAMAL, PRATYUSH ; SAINT-LAURENT, MARTIN ; CHINTARLAPALLI REDDY, HARIKRISHNA ; TERZIOGLU, ESIN</creatorcontrib><description>A circuit includes a pulsed-latch circuit. The pulsed-latch circuit includes a first plurality of transistors. One or more of the first plurality of transistors is length-of-diffusion (LOD) protected.</description><language>eng ; fre ; ger</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2016</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20160413&DB=EPODOC&CC=EP&NR=3005183A2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20160413&DB=EPODOC&CC=EP&NR=3005183A2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>BELLUR, KASHYAP RAMACHANDRA</creatorcontrib><creatorcontrib>PATEL, PRAYAG BHANUBHAI</creatorcontrib><creatorcontrib>KAMAL, PRATYUSH</creatorcontrib><creatorcontrib>SAINT-LAURENT, MARTIN</creatorcontrib><creatorcontrib>CHINTARLAPALLI REDDY, HARIKRISHNA</creatorcontrib><creatorcontrib>TERZIOGLU, ESIN</creatorcontrib><title>LENGTH-OF-DIFFUSION PROTECTED CIRCUIT AND METHOD OF DESIGN</title><description>A circuit includes a pulsed-latch circuit. The pulsed-latch circuit includes a first plurality of transistors. One or more of the first plurality of transistors is length-of-diffusion (LOD) protected.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2016</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLDycfVzD_HQ9XfTdfF0cwsN9vT3UwgI8g9xdQ5xdVFw9gxyDvUMUXD0c1HwdQ3x8HdR8HdTcHEN9nT342FgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8a4BxgYGpoYWxo5GxkQoAQBYUihr</recordid><startdate>20160413</startdate><enddate>20160413</enddate><creator>BELLUR, KASHYAP RAMACHANDRA</creator><creator>PATEL, PRAYAG BHANUBHAI</creator><creator>KAMAL, PRATYUSH</creator><creator>SAINT-LAURENT, MARTIN</creator><creator>CHINTARLAPALLI REDDY, HARIKRISHNA</creator><creator>TERZIOGLU, ESIN</creator><scope>EVB</scope></search><sort><creationdate>20160413</creationdate><title>LENGTH-OF-DIFFUSION PROTECTED CIRCUIT AND METHOD OF DESIGN</title><author>BELLUR, KASHYAP RAMACHANDRA ; PATEL, PRAYAG BHANUBHAI ; KAMAL, PRATYUSH ; SAINT-LAURENT, MARTIN ; CHINTARLAPALLI REDDY, HARIKRISHNA ; TERZIOGLU, ESIN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP3005183A23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2016</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>BELLUR, KASHYAP RAMACHANDRA</creatorcontrib><creatorcontrib>PATEL, PRAYAG BHANUBHAI</creatorcontrib><creatorcontrib>KAMAL, PRATYUSH</creatorcontrib><creatorcontrib>SAINT-LAURENT, MARTIN</creatorcontrib><creatorcontrib>CHINTARLAPALLI REDDY, HARIKRISHNA</creatorcontrib><creatorcontrib>TERZIOGLU, ESIN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>BELLUR, KASHYAP RAMACHANDRA</au><au>PATEL, PRAYAG BHANUBHAI</au><au>KAMAL, PRATYUSH</au><au>SAINT-LAURENT, MARTIN</au><au>CHINTARLAPALLI REDDY, HARIKRISHNA</au><au>TERZIOGLU, ESIN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>LENGTH-OF-DIFFUSION PROTECTED CIRCUIT AND METHOD OF DESIGN</title><date>2016-04-13</date><risdate>2016</risdate><abstract>A circuit includes a pulsed-latch circuit. The pulsed-latch circuit includes a first plurality of transistors. One or more of the first plurality of transistors is length-of-diffusion (LOD) protected.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng ; fre ; ger |
| recordid | cdi_epo_espacenet_EP3005183A2 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | LENGTH-OF-DIFFUSION PROTECTED CIRCUIT AND METHOD OF DESIGN |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-25T09%3A51%3A49IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=BELLUR,%20KASHYAP%20RAMACHANDRA&rft.date=2016-04-13&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP3005183A2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |