SEMICONDUCTOR DEVICE HAVING FEATURES TO PREVENT REVERSE ENGINEERING

A ROM circuit includes a first N channel transistor having an output and having device geometry and device characteristics adapted to bias the output at a predetermined level when a P channel circuit is connected to the first N channel transistor; a pass transistor connected between the output and a...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: THACKER, WILLIAM ELI, HOKE, MICHAEL CLINTON, TENCZAR, ROBERT FRANCIS
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator THACKER, WILLIAM ELI
HOKE, MICHAEL CLINTON
TENCZAR, ROBERT FRANCIS
description A ROM circuit includes a first N channel transistor having an output and having device geometry and device characteristics adapted to bias the output at a predetermined level when a P channel circuit is connected to the first N channel transistor; a pass transistor connected between the output and a data bus, the pass transistor connected to a word line, the word line adapted to turn ON the pass transistor when the word line is asserted; and the P channel circuit connected to the data bus and adapted to provide leakage current to charge a gate in the first N channel transistor when pass transistor is turned ON.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP2943981A4</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP2943981A4</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP2943981A43</originalsourceid><addsrcrecordid>eNrjZHAOdvX1dPb3cwl1DvEPUnBxDfN0dlXwcAzz9HNXcHN1DAkNcg1WCPFXCAhyDXP1C1EAUUHBrgqufu6efq6uQUB1PAysaYk5xam8UJqbAagzxNlDN7UgPz61uCAxOTUvtSTeNcDI0sTY0sLQ0cSYCCUA_lUreQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR DEVICE HAVING FEATURES TO PREVENT REVERSE ENGINEERING</title><source>esp@cenet</source><creator>THACKER, WILLIAM ELI ; HOKE, MICHAEL CLINTON ; TENCZAR, ROBERT FRANCIS</creator><creatorcontrib>THACKER, WILLIAM ELI ; HOKE, MICHAEL CLINTON ; TENCZAR, ROBERT FRANCIS</creatorcontrib><description>A ROM circuit includes a first N channel transistor having an output and having device geometry and device characteristics adapted to bias the output at a predetermined level when a P channel circuit is connected to the first N channel transistor; a pass transistor connected between the output and a data bus, the pass transistor connected to a word line, the word line adapted to turn ON the pass transistor when the word line is asserted; and the P channel circuit connected to the data bus and adapted to provide leakage current to charge a gate in the first N channel transistor when pass transistor is turned ON.</description><language>eng ; fre ; ger</language><subject>BASIC ELECTRIC ELEMENTS ; CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; PHYSICS ; SEMICONDUCTOR DEVICES</subject><creationdate>2016</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20160817&amp;DB=EPODOC&amp;CC=EP&amp;NR=2943981A4$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76419</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20160817&amp;DB=EPODOC&amp;CC=EP&amp;NR=2943981A4$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>THACKER, WILLIAM ELI</creatorcontrib><creatorcontrib>HOKE, MICHAEL CLINTON</creatorcontrib><creatorcontrib>TENCZAR, ROBERT FRANCIS</creatorcontrib><title>SEMICONDUCTOR DEVICE HAVING FEATURES TO PREVENT REVERSE ENGINEERING</title><description>A ROM circuit includes a first N channel transistor having an output and having device geometry and device characteristics adapted to bias the output at a predetermined level when a P channel circuit is connected to the first N channel transistor; a pass transistor connected between the output and a data bus, the pass transistor connected to a word line, the word line adapted to turn ON the pass transistor when the word line is asserted; and the P channel circuit connected to the data bus and adapted to provide leakage current to charge a gate in the first N channel transistor when pass transistor is turned ON.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2016</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHAOdvX1dPb3cwl1DvEPUnBxDfN0dlXwcAzz9HNXcHN1DAkNcg1WCPFXCAhyDXP1C1EAUUHBrgqufu6efq6uQUB1PAysaYk5xam8UJqbAagzxNlDN7UgPz61uCAxOTUvtSTeNcDI0sTY0sLQ0cSYCCUA_lUreQ</recordid><startdate>20160817</startdate><enddate>20160817</enddate><creator>THACKER, WILLIAM ELI</creator><creator>HOKE, MICHAEL CLINTON</creator><creator>TENCZAR, ROBERT FRANCIS</creator><scope>EVB</scope></search><sort><creationdate>20160817</creationdate><title>SEMICONDUCTOR DEVICE HAVING FEATURES TO PREVENT REVERSE ENGINEERING</title><author>THACKER, WILLIAM ELI ; HOKE, MICHAEL CLINTON ; TENCZAR, ROBERT FRANCIS</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP2943981A43</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2016</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>THACKER, WILLIAM ELI</creatorcontrib><creatorcontrib>HOKE, MICHAEL CLINTON</creatorcontrib><creatorcontrib>TENCZAR, ROBERT FRANCIS</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>THACKER, WILLIAM ELI</au><au>HOKE, MICHAEL CLINTON</au><au>TENCZAR, ROBERT FRANCIS</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR DEVICE HAVING FEATURES TO PREVENT REVERSE ENGINEERING</title><date>2016-08-17</date><risdate>2016</risdate><abstract>A ROM circuit includes a first N channel transistor having an output and having device geometry and device characteristics adapted to bias the output at a predetermined level when a P channel circuit is connected to the first N channel transistor; a pass transistor connected between the output and a data bus, the pass transistor connected to a word line, the word line adapted to turn ON the pass transistor when the word line is asserted; and the P channel circuit connected to the data bus and adapted to provide leakage current to charge a gate in the first N channel transistor when pass transistor is turned ON.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre ; ger
recordid cdi_epo_espacenet_EP2943981A4
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
PHYSICS
SEMICONDUCTOR DEVICES
title SEMICONDUCTOR DEVICE HAVING FEATURES TO PREVENT REVERSE ENGINEERING
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-07T22%3A53%3A53IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=THACKER,%20WILLIAM%20ELI&rft.date=2016-08-17&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP2943981A4%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true