DISTRIBUTED CACHE COHERENCY DIRECTORY WITH FAILURE REDUNDANCY
A system includes a number of processors with each processor including a cache memory. The system also includes a number of directory controllers coupled to the processors. Each directory controller may be configured to administer a corresponding cache coherency directory. Each cache coherency direc...
Gespeichert in:
| Hauptverfasser: | , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng ; fre ; ger |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | PHILLIPS, Stephen, E LOEWENSTEIN, Paul, N WICKI, Thomas, M ANESHANSLEY, Nicholas, E SIVARAMAKRISHNAN, Ramaswamy |
| description | A system includes a number of processors with each processor including a cache memory. The system also includes a number of directory controllers coupled to the processors. Each directory controller may be configured to administer a corresponding cache coherency directory. Each cache coherency directory may be configured to track a corresponding set of memory addresses. Each processor may be configured with information indicating the corresponding set of memory addresses tracked by each cache coherency directory. Directory redundancy operations in such a system may include identifying a failure of one of the cache coherency directories; reassigning the memory address set previously tracked by the failed cache coherency directory among the non-failed cache coherency directories; and reconfiguring each processor with information describing the reassignment of the memory address set among the non-failed cache coherency directories. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP2936320B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP2936320B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP2936320B13</originalsourceid><addsrcrecordid>eNrjZLB18QwOCfJ0Cg1xdVFwdnT2cFVw9vdwDXL1c45UcPEMcnUO8Q-KVAj3DPFQcHP09AkNclUIcnUJ9XNxBKrgYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxrgFGlsZmxkYGTobGRCgBAPItKZ0</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>DISTRIBUTED CACHE COHERENCY DIRECTORY WITH FAILURE REDUNDANCY</title><source>esp@cenet</source><creator>PHILLIPS, Stephen, E ; LOEWENSTEIN, Paul, N ; WICKI, Thomas, M ; ANESHANSLEY, Nicholas, E ; SIVARAMAKRISHNAN, Ramaswamy</creator><creatorcontrib>PHILLIPS, Stephen, E ; LOEWENSTEIN, Paul, N ; WICKI, Thomas, M ; ANESHANSLEY, Nicholas, E ; SIVARAMAKRISHNAN, Ramaswamy</creatorcontrib><description>A system includes a number of processors with each processor including a cache memory. The system also includes a number of directory controllers coupled to the processors. Each directory controller may be configured to administer a corresponding cache coherency directory. Each cache coherency directory may be configured to track a corresponding set of memory addresses. Each processor may be configured with information indicating the corresponding set of memory addresses tracked by each cache coherency directory. Directory redundancy operations in such a system may include identifying a failure of one of the cache coherency directories; reassigning the memory address set previously tracked by the failed cache coherency directory among the non-failed cache coherency directories; and reconfiguring each processor with information describing the reassignment of the memory address set among the non-failed cache coherency directories.</description><language>eng ; fre ; ger</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2018</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20181121&DB=EPODOC&CC=EP&NR=2936320B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76419</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20181121&DB=EPODOC&CC=EP&NR=2936320B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>PHILLIPS, Stephen, E</creatorcontrib><creatorcontrib>LOEWENSTEIN, Paul, N</creatorcontrib><creatorcontrib>WICKI, Thomas, M</creatorcontrib><creatorcontrib>ANESHANSLEY, Nicholas, E</creatorcontrib><creatorcontrib>SIVARAMAKRISHNAN, Ramaswamy</creatorcontrib><title>DISTRIBUTED CACHE COHERENCY DIRECTORY WITH FAILURE REDUNDANCY</title><description>A system includes a number of processors with each processor including a cache memory. The system also includes a number of directory controllers coupled to the processors. Each directory controller may be configured to administer a corresponding cache coherency directory. Each cache coherency directory may be configured to track a corresponding set of memory addresses. Each processor may be configured with information indicating the corresponding set of memory addresses tracked by each cache coherency directory. Directory redundancy operations in such a system may include identifying a failure of one of the cache coherency directories; reassigning the memory address set previously tracked by the failed cache coherency directory among the non-failed cache coherency directories; and reconfiguring each processor with information describing the reassignment of the memory address set among the non-failed cache coherency directories.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2018</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLB18QwOCfJ0Cg1xdVFwdnT2cFVw9vdwDXL1c45UcPEMcnUO8Q-KVAj3DPFQcHP09AkNclUIcnUJ9XNxBKrgYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxrgFGlsZmxkYGTobGRCgBAPItKZ0</recordid><startdate>20181121</startdate><enddate>20181121</enddate><creator>PHILLIPS, Stephen, E</creator><creator>LOEWENSTEIN, Paul, N</creator><creator>WICKI, Thomas, M</creator><creator>ANESHANSLEY, Nicholas, E</creator><creator>SIVARAMAKRISHNAN, Ramaswamy</creator><scope>EVB</scope></search><sort><creationdate>20181121</creationdate><title>DISTRIBUTED CACHE COHERENCY DIRECTORY WITH FAILURE REDUNDANCY</title><author>PHILLIPS, Stephen, E ; LOEWENSTEIN, Paul, N ; WICKI, Thomas, M ; ANESHANSLEY, Nicholas, E ; SIVARAMAKRISHNAN, Ramaswamy</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP2936320B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2018</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>PHILLIPS, Stephen, E</creatorcontrib><creatorcontrib>LOEWENSTEIN, Paul, N</creatorcontrib><creatorcontrib>WICKI, Thomas, M</creatorcontrib><creatorcontrib>ANESHANSLEY, Nicholas, E</creatorcontrib><creatorcontrib>SIVARAMAKRISHNAN, Ramaswamy</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>PHILLIPS, Stephen, E</au><au>LOEWENSTEIN, Paul, N</au><au>WICKI, Thomas, M</au><au>ANESHANSLEY, Nicholas, E</au><au>SIVARAMAKRISHNAN, Ramaswamy</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>DISTRIBUTED CACHE COHERENCY DIRECTORY WITH FAILURE REDUNDANCY</title><date>2018-11-21</date><risdate>2018</risdate><abstract>A system includes a number of processors with each processor including a cache memory. The system also includes a number of directory controllers coupled to the processors. Each directory controller may be configured to administer a corresponding cache coherency directory. Each cache coherency directory may be configured to track a corresponding set of memory addresses. Each processor may be configured with information indicating the corresponding set of memory addresses tracked by each cache coherency directory. Directory redundancy operations in such a system may include identifying a failure of one of the cache coherency directories; reassigning the memory address set previously tracked by the failed cache coherency directory among the non-failed cache coherency directories; and reconfiguring each processor with information describing the reassignment of the memory address set among the non-failed cache coherency directories.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng ; fre ; ger |
| recordid | cdi_epo_espacenet_EP2936320B1 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | DISTRIBUTED CACHE COHERENCY DIRECTORY WITH FAILURE REDUNDANCY |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-07T15%3A40%3A02IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=PHILLIPS,%20Stephen,%20E&rft.date=2018-11-21&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP2936320B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |