Transistor arrangement
A transistor arrangement comprising an electrically conductive substrate; a semiconductor body including a transistor structure, the transistor structure including a source terminal connected to said substrate; a bond pad providing a connection to the transistor structure configured to receive a bon...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng ; fre ; ger |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | VAN ZUIJLEN, ALBERT GERARDUS WILHELMUS PHILIPUS VAN DER ZANDEN, JOSEPHUS HENRICUS BARTHOLOMEUS HEERES, ROB MATHIJS HAMMES, PETRA CHRISTINA ANNA |
| description | A transistor arrangement comprising an electrically conductive substrate; a semiconductor body including a transistor structure, the transistor structure including a source terminal connected to said substrate; a bond pad providing a connection to the transistor structure configured to receive a bond wire; wherein the semiconductor body includes an RF-return current path for carrying return current associated with said bond wire, said RF-return current path comprising a strip of metal arranged on said body, said strip configured such that it extends beneath said bond pad and is connected to said source terminal of the transistor structure. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP2869339B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP2869339B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP2869339B13</originalsourceid><addsrcrecordid>eNrjZBALKUrMK84sLskvUkgsArLTU3NT80p4GFjTEnOKU3mhNDeDgptriLOHbmpBfnxqcUFicmpeakm8a4CRhZmlsbGlk6ExEUoAi4YhpA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Transistor arrangement</title><source>esp@cenet</source><creator>VAN ZUIJLEN, ALBERT GERARDUS WILHELMUS PHILIPUS ; VAN DER ZANDEN, JOSEPHUS HENRICUS BARTHOLOMEUS ; HEERES, ROB MATHIJS ; HAMMES, PETRA CHRISTINA ANNA</creator><creatorcontrib>VAN ZUIJLEN, ALBERT GERARDUS WILHELMUS PHILIPUS ; VAN DER ZANDEN, JOSEPHUS HENRICUS BARTHOLOMEUS ; HEERES, ROB MATHIJS ; HAMMES, PETRA CHRISTINA ANNA</creatorcontrib><description>A transistor arrangement comprising an electrically conductive substrate; a semiconductor body including a transistor structure, the transistor structure including a source terminal connected to said substrate; a bond pad providing a connection to the transistor structure configured to receive a bond wire; wherein the semiconductor body includes an RF-return current path for carrying return current associated with said bond wire, said RF-return current path comprising a strip of metal arranged on said body, said strip configured such that it extends beneath said bond pad and is connected to said source terminal of the transistor structure.</description><language>eng ; fre ; ger</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2016</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20160727&DB=EPODOC&CC=EP&NR=2869339B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76418</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20160727&DB=EPODOC&CC=EP&NR=2869339B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>VAN ZUIJLEN, ALBERT GERARDUS WILHELMUS PHILIPUS</creatorcontrib><creatorcontrib>VAN DER ZANDEN, JOSEPHUS HENRICUS BARTHOLOMEUS</creatorcontrib><creatorcontrib>HEERES, ROB MATHIJS</creatorcontrib><creatorcontrib>HAMMES, PETRA CHRISTINA ANNA</creatorcontrib><title>Transistor arrangement</title><description>A transistor arrangement comprising an electrically conductive substrate; a semiconductor body including a transistor structure, the transistor structure including a source terminal connected to said substrate; a bond pad providing a connection to the transistor structure configured to receive a bond wire; wherein the semiconductor body includes an RF-return current path for carrying return current associated with said bond wire, said RF-return current path comprising a strip of metal arranged on said body, said strip configured such that it extends beneath said bond pad and is connected to said source terminal of the transistor structure.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2016</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBALKUrMK84sLskvUkgsArLTU3NT80p4GFjTEnOKU3mhNDeDgptriLOHbmpBfnxqcUFicmpeakm8a4CRhZmlsbGlk6ExEUoAi4YhpA</recordid><startdate>20160727</startdate><enddate>20160727</enddate><creator>VAN ZUIJLEN, ALBERT GERARDUS WILHELMUS PHILIPUS</creator><creator>VAN DER ZANDEN, JOSEPHUS HENRICUS BARTHOLOMEUS</creator><creator>HEERES, ROB MATHIJS</creator><creator>HAMMES, PETRA CHRISTINA ANNA</creator><scope>EVB</scope></search><sort><creationdate>20160727</creationdate><title>Transistor arrangement</title><author>VAN ZUIJLEN, ALBERT GERARDUS WILHELMUS PHILIPUS ; VAN DER ZANDEN, JOSEPHUS HENRICUS BARTHOLOMEUS ; HEERES, ROB MATHIJS ; HAMMES, PETRA CHRISTINA ANNA</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP2869339B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2016</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>VAN ZUIJLEN, ALBERT GERARDUS WILHELMUS PHILIPUS</creatorcontrib><creatorcontrib>VAN DER ZANDEN, JOSEPHUS HENRICUS BARTHOLOMEUS</creatorcontrib><creatorcontrib>HEERES, ROB MATHIJS</creatorcontrib><creatorcontrib>HAMMES, PETRA CHRISTINA ANNA</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>VAN ZUIJLEN, ALBERT GERARDUS WILHELMUS PHILIPUS</au><au>VAN DER ZANDEN, JOSEPHUS HENRICUS BARTHOLOMEUS</au><au>HEERES, ROB MATHIJS</au><au>HAMMES, PETRA CHRISTINA ANNA</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Transistor arrangement</title><date>2016-07-27</date><risdate>2016</risdate><abstract>A transistor arrangement comprising an electrically conductive substrate; a semiconductor body including a transistor structure, the transistor structure including a source terminal connected to said substrate; a bond pad providing a connection to the transistor structure configured to receive a bond wire; wherein the semiconductor body includes an RF-return current path for carrying return current associated with said bond wire, said RF-return current path comprising a strip of metal arranged on said body, said strip configured such that it extends beneath said bond pad and is connected to said source terminal of the transistor structure.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng ; fre ; ger |
| recordid | cdi_epo_espacenet_EP2869339B1 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
| title | Transistor arrangement |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T18%3A44%3A57IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=VAN%20ZUIJLEN,%20ALBERT%20GERARDUS%20WILHELMUS%20PHILIPUS&rft.date=2016-07-27&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP2869339B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |