AUGMENTING MEMORY CAPACITY FOR KEY VALUE CACHE

Methods, systems, and computer-readable and executable instructions are provided for augmenting memory capacity. Augmenting memory capacity can include connecting a memory blade to a hyperscale computing system via an interconnect, wherein the hyperscale computing system includes an in-memory key-va...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: LIM, KEVIN T, AUYOUNG, ALVIN
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator LIM, KEVIN T
AUYOUNG, ALVIN
description Methods, systems, and computer-readable and executable instructions are provided for augmenting memory capacity. Augmenting memory capacity can include connecting a memory blade to a hyperscale computing system via an interconnect, wherein the hyperscale computing system includes an in-memory key-value cache, and augmenting memory capacity to the hyperscale computing system using the memory blade.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP2859456A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP2859456A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP2859456A13</originalsourceid><addsrcrecordid>eNrjZNBzDHX3dfUL8fRzV_B19fUPilRwdgxwdPYMiVRw8w9S8HaNVAhz9Al1BQo7e7jyMLCmJeYUp_JCaW4GBTfXEGcP3dSC_PjU4oLE5NS81JJ41wAjC1NLE1MzR0NjIpQAAI_YJUI</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>AUGMENTING MEMORY CAPACITY FOR KEY VALUE CACHE</title><source>esp@cenet</source><creator>LIM, KEVIN T ; AUYOUNG, ALVIN</creator><creatorcontrib>LIM, KEVIN T ; AUYOUNG, ALVIN</creatorcontrib><description>Methods, systems, and computer-readable and executable instructions are provided for augmenting memory capacity. Augmenting memory capacity can include connecting a memory blade to a hyperscale computing system via an interconnect, wherein the hyperscale computing system includes an in-memory key-value cache, and augmenting memory capacity to the hyperscale computing system using the memory blade.</description><language>eng ; fre ; ger</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2015</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20150415&amp;DB=EPODOC&amp;CC=EP&amp;NR=2859456A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20150415&amp;DB=EPODOC&amp;CC=EP&amp;NR=2859456A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LIM, KEVIN T</creatorcontrib><creatorcontrib>AUYOUNG, ALVIN</creatorcontrib><title>AUGMENTING MEMORY CAPACITY FOR KEY VALUE CACHE</title><description>Methods, systems, and computer-readable and executable instructions are provided for augmenting memory capacity. Augmenting memory capacity can include connecting a memory blade to a hyperscale computing system via an interconnect, wherein the hyperscale computing system includes an in-memory key-value cache, and augmenting memory capacity to the hyperscale computing system using the memory blade.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2015</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNBzDHX3dfUL8fRzV_B19fUPilRwdgxwdPYMiVRw8w9S8HaNVAhz9Al1BQo7e7jyMLCmJeYUp_JCaW4GBTfXEGcP3dSC_PjU4oLE5NS81JJ41wAjC1NLE1MzR0NjIpQAAI_YJUI</recordid><startdate>20150415</startdate><enddate>20150415</enddate><creator>LIM, KEVIN T</creator><creator>AUYOUNG, ALVIN</creator><scope>EVB</scope></search><sort><creationdate>20150415</creationdate><title>AUGMENTING MEMORY CAPACITY FOR KEY VALUE CACHE</title><author>LIM, KEVIN T ; AUYOUNG, ALVIN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP2859456A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2015</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>LIM, KEVIN T</creatorcontrib><creatorcontrib>AUYOUNG, ALVIN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LIM, KEVIN T</au><au>AUYOUNG, ALVIN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>AUGMENTING MEMORY CAPACITY FOR KEY VALUE CACHE</title><date>2015-04-15</date><risdate>2015</risdate><abstract>Methods, systems, and computer-readable and executable instructions are provided for augmenting memory capacity. Augmenting memory capacity can include connecting a memory blade to a hyperscale computing system via an interconnect, wherein the hyperscale computing system includes an in-memory key-value cache, and augmenting memory capacity to the hyperscale computing system using the memory blade.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre ; ger
recordid cdi_epo_espacenet_EP2859456A1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title AUGMENTING MEMORY CAPACITY FOR KEY VALUE CACHE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-02T00%3A01%3A01IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LIM,%20KEVIN%20T&rft.date=2015-04-15&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP2859456A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true