BOOLEAN LOGIC IN A STATE MACHINE LATTICE
Disclosed are methods and devices, among which is a device that includes a finite state machine lattice. The lattice may includes a programmable Boolean logic cell that may be programmed to perform various logic functions on a data stream. The programmability includes an inversion of a first input t...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng ; fre ; ger |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | XU, Irene J GLENDENNING, Paul NOYES, Harold B BROWN, David R |
| description | Disclosed are methods and devices, among which is a device that includes a finite state machine lattice. The lattice may includes a programmable Boolean logic cell that may be programmed to perform various logic functions on a data stream. The programmability includes an inversion of a first input to the Boolean logic cell, an inversion of a last output of the Boolean logic cell, and a selection of an AND gate or an OR gate as a final output of the Boolean logic cell. The Boolean logic cell also includes end of data circuitry configured to cause the Boolean logic cell to only output after an end of data signifying the end of a data stream is received at the Boolean logic cell. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP2791835B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP2791835B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP2791835B13</originalsourceid><addsrcrecordid>eNrjZNBw8vf3cXX0U_Dxd_d0VvD0U3BUCA5xDHFV8HV09vD0c1XwcQwJ8XR25WFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8a4BRuaWhhbGpk6GxkQoAQCOaCNB</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>BOOLEAN LOGIC IN A STATE MACHINE LATTICE</title><source>esp@cenet</source><creator>XU, Irene J ; GLENDENNING, Paul ; NOYES, Harold B ; BROWN, David R</creator><creatorcontrib>XU, Irene J ; GLENDENNING, Paul ; NOYES, Harold B ; BROWN, David R</creatorcontrib><description>Disclosed are methods and devices, among which is a device that includes a finite state machine lattice. The lattice may includes a programmable Boolean logic cell that may be programmed to perform various logic functions on a data stream. The programmability includes an inversion of a first input to the Boolean logic cell, an inversion of a last output of the Boolean logic cell, and a selection of an AND gate or an OR gate as a final output of the Boolean logic cell. The Boolean logic cell also includes end of data circuitry configured to cause the Boolean logic cell to only output after an end of data signifying the end of a data stream is received at the Boolean logic cell.</description><language>eng ; fre ; ger</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2021</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20210630&DB=EPODOC&CC=EP&NR=2791835B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20210630&DB=EPODOC&CC=EP&NR=2791835B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>XU, Irene J</creatorcontrib><creatorcontrib>GLENDENNING, Paul</creatorcontrib><creatorcontrib>NOYES, Harold B</creatorcontrib><creatorcontrib>BROWN, David R</creatorcontrib><title>BOOLEAN LOGIC IN A STATE MACHINE LATTICE</title><description>Disclosed are methods and devices, among which is a device that includes a finite state machine lattice. The lattice may includes a programmable Boolean logic cell that may be programmed to perform various logic functions on a data stream. The programmability includes an inversion of a first input to the Boolean logic cell, an inversion of a last output of the Boolean logic cell, and a selection of an AND gate or an OR gate as a final output of the Boolean logic cell. The Boolean logic cell also includes end of data circuitry configured to cause the Boolean logic cell to only output after an end of data signifying the end of a data stream is received at the Boolean logic cell.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2021</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNBw8vf3cXX0U_Dxd_d0VvD0U3BUCA5xDHFV8HV09vD0c1XwcQwJ8XR25WFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8a4BRuaWhhbGpk6GxkQoAQCOaCNB</recordid><startdate>20210630</startdate><enddate>20210630</enddate><creator>XU, Irene J</creator><creator>GLENDENNING, Paul</creator><creator>NOYES, Harold B</creator><creator>BROWN, David R</creator><scope>EVB</scope></search><sort><creationdate>20210630</creationdate><title>BOOLEAN LOGIC IN A STATE MACHINE LATTICE</title><author>XU, Irene J ; GLENDENNING, Paul ; NOYES, Harold B ; BROWN, David R</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP2791835B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2021</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>XU, Irene J</creatorcontrib><creatorcontrib>GLENDENNING, Paul</creatorcontrib><creatorcontrib>NOYES, Harold B</creatorcontrib><creatorcontrib>BROWN, David R</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>XU, Irene J</au><au>GLENDENNING, Paul</au><au>NOYES, Harold B</au><au>BROWN, David R</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>BOOLEAN LOGIC IN A STATE MACHINE LATTICE</title><date>2021-06-30</date><risdate>2021</risdate><abstract>Disclosed are methods and devices, among which is a device that includes a finite state machine lattice. The lattice may includes a programmable Boolean logic cell that may be programmed to perform various logic functions on a data stream. The programmability includes an inversion of a first input to the Boolean logic cell, an inversion of a last output of the Boolean logic cell, and a selection of an AND gate or an OR gate as a final output of the Boolean logic cell. The Boolean logic cell also includes end of data circuitry configured to cause the Boolean logic cell to only output after an end of data signifying the end of a data stream is received at the Boolean logic cell.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng ; fre ; ger |
| recordid | cdi_epo_espacenet_EP2791835B1 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | BOOLEAN LOGIC IN A STATE MACHINE LATTICE |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-06T23%3A28%3A27IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=XU,%20Irene%20J&rft.date=2021-06-30&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP2791835B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |