Memory module for simultaneously providing at least one secure and at least one non-secure memory area
The module (230) has two write/read electronic units (132, 162) for two memory areas (133, 163), and an analog circuit part (234) for the write/read electronic units and the memory areas. The analog circuit part comprises a power supply circuit for supplying power to the write/read electronic units...
Gespeichert in:
| Hauptverfasser: | , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng ; fre ; ger |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Szerwinski, Robert Ihle, Markus Hayek, Jan Shokrollahi, Jamshid Bubeck, Oliver Aue, Axel |
| description | The module (230) has two write/read electronic units (132, 162) for two memory areas (133, 163), and an analog circuit part (234) for the write/read electronic units and the memory areas. The analog circuit part comprises a power supply circuit for supplying power to the write/read electronic units and the memory areas, where the module comprises a common interface unit (231) for connecting the write/read electronic units. The memory areas are designed as flash memory regions, and the analog circuit part comprises a charge pump and a write/read amplifier bank. An independent claim is also included for a microcontroller comprising a CPU. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP2637173B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP2637173B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP2637173B13</originalsourceid><addsrcrecordid>eNqNjDEKwkAQRdNYiHqHuUCKuGB6JWIjWNiHIfmRwO7MsrMr5PYWprGz-vDe42-r6Y6gaaGgY_GgSRPZHIrPLNBifqGY9D2Ps7yIM3mwZVIBGYaSQCzjLxeVenXhe80JvK82E3vDYd1dRdfuebnViNrDIg8Q5L57HE-ubVp3btwfyQcVxz9C</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Memory module for simultaneously providing at least one secure and at least one non-secure memory area</title><source>esp@cenet</source><creator>Szerwinski, Robert ; Ihle, Markus ; Hayek, Jan ; Shokrollahi, Jamshid ; Bubeck, Oliver ; Aue, Axel</creator><creatorcontrib>Szerwinski, Robert ; Ihle, Markus ; Hayek, Jan ; Shokrollahi, Jamshid ; Bubeck, Oliver ; Aue, Axel</creatorcontrib><description>The module (230) has two write/read electronic units (132, 162) for two memory areas (133, 163), and an analog circuit part (234) for the write/read electronic units and the memory areas. The analog circuit part comprises a power supply circuit for supplying power to the write/read electronic units and the memory areas, where the module comprises a common interface unit (231) for connecting the write/read electronic units. The memory areas are designed as flash memory regions, and the analog circuit part comprises a charge pump and a write/read amplifier bank. An independent claim is also included for a microcontroller comprising a CPU.</description><language>eng ; fre ; ger</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2020</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20201209&DB=EPODOC&CC=EP&NR=2637173B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20201209&DB=EPODOC&CC=EP&NR=2637173B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Szerwinski, Robert</creatorcontrib><creatorcontrib>Ihle, Markus</creatorcontrib><creatorcontrib>Hayek, Jan</creatorcontrib><creatorcontrib>Shokrollahi, Jamshid</creatorcontrib><creatorcontrib>Bubeck, Oliver</creatorcontrib><creatorcontrib>Aue, Axel</creatorcontrib><title>Memory module for simultaneously providing at least one secure and at least one non-secure memory area</title><description>The module (230) has two write/read electronic units (132, 162) for two memory areas (133, 163), and an analog circuit part (234) for the write/read electronic units and the memory areas. The analog circuit part comprises a power supply circuit for supplying power to the write/read electronic units and the memory areas, where the module comprises a common interface unit (231) for connecting the write/read electronic units. The memory areas are designed as flash memory regions, and the analog circuit part comprises a charge pump and a write/read amplifier bank. An independent claim is also included for a microcontroller comprising a CPU.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2020</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjDEKwkAQRdNYiHqHuUCKuGB6JWIjWNiHIfmRwO7MsrMr5PYWprGz-vDe42-r6Y6gaaGgY_GgSRPZHIrPLNBifqGY9D2Ps7yIM3mwZVIBGYaSQCzjLxeVenXhe80JvK82E3vDYd1dRdfuebnViNrDIg8Q5L57HE-ubVp3btwfyQcVxz9C</recordid><startdate>20201209</startdate><enddate>20201209</enddate><creator>Szerwinski, Robert</creator><creator>Ihle, Markus</creator><creator>Hayek, Jan</creator><creator>Shokrollahi, Jamshid</creator><creator>Bubeck, Oliver</creator><creator>Aue, Axel</creator><scope>EVB</scope></search><sort><creationdate>20201209</creationdate><title>Memory module for simultaneously providing at least one secure and at least one non-secure memory area</title><author>Szerwinski, Robert ; Ihle, Markus ; Hayek, Jan ; Shokrollahi, Jamshid ; Bubeck, Oliver ; Aue, Axel</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP2637173B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2020</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>Szerwinski, Robert</creatorcontrib><creatorcontrib>Ihle, Markus</creatorcontrib><creatorcontrib>Hayek, Jan</creatorcontrib><creatorcontrib>Shokrollahi, Jamshid</creatorcontrib><creatorcontrib>Bubeck, Oliver</creatorcontrib><creatorcontrib>Aue, Axel</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Szerwinski, Robert</au><au>Ihle, Markus</au><au>Hayek, Jan</au><au>Shokrollahi, Jamshid</au><au>Bubeck, Oliver</au><au>Aue, Axel</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Memory module for simultaneously providing at least one secure and at least one non-secure memory area</title><date>2020-12-09</date><risdate>2020</risdate><abstract>The module (230) has two write/read electronic units (132, 162) for two memory areas (133, 163), and an analog circuit part (234) for the write/read electronic units and the memory areas. The analog circuit part comprises a power supply circuit for supplying power to the write/read electronic units and the memory areas, where the module comprises a common interface unit (231) for connecting the write/read electronic units. The memory areas are designed as flash memory regions, and the analog circuit part comprises a charge pump and a write/read amplifier bank. An independent claim is also included for a microcontroller comprising a CPU.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng ; fre ; ger |
| recordid | cdi_epo_espacenet_EP2637173B1 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING INFORMATION STORAGE PHYSICS STATIC STORES |
| title | Memory module for simultaneously providing at least one secure and at least one non-secure memory area |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-19T12%3A03%3A26IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Szerwinski,%20Robert&rft.date=2020-12-09&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP2637173B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |